

OPA111

Low Noise Precision *Difet®*OPERATIONAL AMPLIFIER

FEATURES

- LOW NOISE: 100% Tested, 8nV√Hz max (10kHz)
- LOW BIAS CURRENT: 1pA max
 LOW OFFSET: 250µV max
- LOW DRIFT: 1μV/°C max
- HIGH OPEN-LOOP GAIN: 120dB min
- HIGH COMMON-MODE REJECTION: 100dB min

APPLICATIONS

- PRECISION INSTRUMENTATION
- DATA ACQUISITION
- **TEST EQUIPMENT**
- OPTOELECTRONICS
- MEDICAL EQUIPMENT—CAT SCANNER
- RADIATION HARD EQUIPMENT

DESCRIPTION


The OPA111 is a precision monolithic dielectrically isolated FET (\textit{Difet}^{\otimes}) operational amplifier. Outstanding performance characteristics allow its use in the most critical instrumentation applications.

Noise, bias current, voltage offset, drift, open-loop gain, common-mode rejection, and power supply rejection are superior to BIFET® amplifiers.

Very low bias current is obtained by dielectric isolation with on-chip guarding.

Laser trimming of thin-film resistors gives very low offset and drift. Extremely low noise is achieved with patented circuit design techniques. A new cascode design allows high precision input specifications and reduced susceptibility to flicker noise.

Standard 741 pin configuration allows upgrading of existing designs to higher performance levels.



BIFET® National Semiconductor Corp., *Difet*® Burr-Brown Corp.

International Airport Industrial Park

Mailing Address: PO Box 11400

Tel: (520) 746-1111

Mailing Address: PO Box 11400

Tel: (520) 746-1111

Mailing Address: PO Box 11400

Tel: (520) 746-1111

Tel: (520) 746-1111

Mailing Address: PO Box 11400

Mailing Address: PO Box 11400

Tel: (520) 746-1111

Mailing Address: PO Box 11400

Mailing Address: PO Box 11400

Mailing Address: PO Box 11400

Tel: (520) 746-1111

Mailing Address: PO Box 11400

Mailing Address: PO Box 114

SPECIFICATIONS

ELECTRICAL

At V_{CC} = ±15VDC and T_A = +25°C unless otherwise noted.

			OPA111AN	1	OPA111BM				OPA111SM	1	
PARAMETER	CONDITION	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
INPUT											
NOISE											
Voltage, f _O = 10Hz	100% Tested		40	80		30	60		40	80	nV/√Hz
$f_O = 100Hz$	100% Tested		15	40		11	30		15	40	nV/√Hz
$f_O = 1kHz$	100% Tested		8	15		7	12		8	15	nV/√Hz
$f_O = 10kHz$	100% Tested		6	8		6	8		6	8	nV/√Hz
$f_B = 10Hz$ to $10kHz$	100% Tested		0.7	1.2		0.6	1		0.7	1.2	μVrms
$f_B = 0.1Hz$ to 10Hz	(1) (1)		1.6	3.3		1.2	2.5		1.6	3.3	μVp-p
Current, $f_B = 0.1Hz$ to 10Hz $f_O = 0.1Hz$ thru 20kHz	(1)		9.5 0.5	15 0.8		7.5 0.4	12 0.6		9.5 0.5	15 0.8	fAp-p fA/√Hz
	` '		0.5	0.0		0.4	0.0		0.5	0.0	17/ 1/12
OFFSET VOLTAGE ⁽²⁾ Input Offset Voltage	V _{CM} = 0VDC		±100	±500		±50	±250		±100	±500	μV
Average Drift	$T_A = T_{MIN}$ to T_{MAX}		±2	±5		±0.5	±1		±2	±5	μV/°C
Supply Rejection	$V_{CC} = \pm 10V \text{ to } \pm 18V$	90	110		100	110		90	110		dΒ
Cappi, Majouton	1,00 =.01 10 =.01	00	±3	±31		±3	±10		±3	±31	μV/V
BIAS CURRENT(2)											
Input Bias Current	V _{CM} = 0VDC		±0.8	±2		±0.5	±1		±0.8	±2	pА
OFFSET CURRENT(2)											
Input Offset Current	V _{CM} = 0VDC		±0.5	±1.5		±0.25	±0.75		±0.5	±1.5	pA
IMPEDANCE											
Differential			10 ¹³ 1			10 ¹³ 1			10 ¹³ 1		Ω pF
Common-Mode			1014 3			1014 3			1014 3		Ω pF
VOLTAGE RANGE											
Common-Mode Input Range		±10	±11		±10	±11		±10	±11		V
Common-Mode Rejection	$V_{IN} = \pm 10VDC$	90	110		100	110		90	110		dB
OPEN-LOOP GAIN, DC	1							1			
Open-Loop Voltage Gain	$R_L \ge 2k\Omega$	114	125		120	125		114	125		dB
FREQUENCY RESPONSE											
Unity Gain, Small Signal			2			2			2		MHz
Full Power Response	20Vp-p, $R_L = 2kΩ$	16	32		16	32		16	32		kHz
Slew Rate	$V_O = \pm 10V, R_L = 2k\Omega$	1	2		1	2		1	2		V/μs
Settling Time, 0.1%	Gain = -1 , $R_L = 2k\Omega$		6			6			6		μs
0.01%	10V Step		10			10			10		μs
Overload Recovery, 50% Overdrive ⁽³⁾	Gain = −1		5			5			5		μs
RATED OUTPUT						_					, r
	D 010	144	140		144	140		.44	140		
Voltage Output Current Output	$R_L = 2k\Omega$ $V_O = \pm 10VDC$	±11 ±5.5	±12 ±10		±11 ±5.5	±12 ±10		±11 ±5.5	±12 ±10		V mA
Output Resistance	$V_0 = \pm 10$ VDC DC, Open Loop	±5.5	100		±3.5	100			100		MΑ Ω
Load Capacitance Stability	Gain = +1		1000			1000			1000		pF
Short Circuit Current		10	40		10	40		10	40		mA
POWER SUPPLY	•		1		•						
Rated Voltage			±15			±15			±15		VDC
Voltage Range, Derated			'-								
Performance		±5		±18	±5		±18	±5		±18	VDC
Current, Quiescent	I _O = 0mADC		2.5	3.5		2.5	3.5		2.5	3.5	mA
TEMPERATURE RANGE											
Specification	Ambient Temp.	-25		+85	-25		+85	<i>–</i> 55		+125	°C
Operating	Ambient Temp.	-55		+125	- 55		+125	- 55		+125	°C
Storage	Ambient Temp.	-65		+150	-65		+150	-65		+150	°C
θ Junction-Ambient	1		200			200		1	200		°C/W

NOTES: (1) Sample tested—this parameter is guaranteed. (2) Offset voltage, offset current, and bias current are measured with the units fully warmed up. (3) Overload recovery is defined as the time required for the output to return from saturation to linear operation following the removal of a 50% input overdrive.

The information provided herein is believed to be reliable; however, BURR-BROWN assumes no responsibility for inaccuracies or omissions. BURR-BROWN assumes no responsibility for the use of this information, and all use of such information shall be entirely at the user's own risk. Prices and specifications are subject to change without notice. No patent rights or licenses to any of the circuits described herein are implied or granted to any third party. BURR-BROWN does not authorize or warrant any BURR-BROWN product for use in life support devices and/or systems.




ELECTRICAL (FULL TEMPERATURE RANGE SPECIFICATIONS)

At V_{CC} = ±15VDC and T_A = T_{MIN} to T_{MAX} unless otherwise noted.

			OPA111AI	М	OPA111BM			(OPA111SN	И	
PARAMETER	AMETER CONDITION		TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
TEMPERATURE RANGE	•			•	•			•		•	
Specification Range	Ambient Temp.	-25		+85	-25		+85	-55		+125	°C
INPUT			•							•	
OFFSET VOLTAGE ⁽¹⁾ Input Offset Voltage Average Drift Supply Rejection	$V_{CM} = 0VDC$ $V_{CC} = \pm 10V \text{ to } \pm 18V$	86	±220 ±2 100 ±10	±1000 ±5 ±50	90	±110 ±0.5 100 ±10	±500 ±1 ±32	86	±300 ±2 100 ±10	±1500 ±5 ±50	μV μV/°C dB μV/V
BIAS CURRENT ⁽¹⁾ Input Bias Current	V _{CM} = 0VDC		±50	±250		±30	±130		±820	±4100	pA
OFFSET CURRENT(1) Input Offset Current	V _{CM} = 0VDC		±30	±200		±15	±100		±510	±3100	pA
VOLTAGE RANGE Common-Mode Input Range Common-Mode Rejection	V _{IN} = ±10VDC	±10 86	±11 100		±10 90	±11 100		±10 86	±11 100		V dB
OPEN-LOOP GAIN, DC	•		•	•				•	•	•	
Open-Loop Voltage Gain	$R_L \ge 2k\Omega$	110	120		114	120		110	120		dB
RATED OUTPUT										•	
Voltage Output Current Output Short Circuit Current	$R_{L} = 2k\Omega$ $V_{O} = \pm 10VDC$ $V_{O} = 0VDC$	±10.5 ±5.25 10	±11 ±10 40		±11 ±5.25 10	±11.5 ±10 40		±11 ±5.25 10	±11.5 ±10 40		V mA mA
POWER SUPPLY										•	
Current, Quiescent	I _O = 0mADC		2.5	3.5		2.5	3.5		2.5	3.5	mA

NOTES: (1) Offset voltage, offset current, and bias current are measured with the units fully warmed up.

CONNECTION DIAGRAM



PACKAGE INFORMATION

MODEL	PACKAGE	PACKAGE DRAWING NUMBER ⁽¹⁾
OPA111AM	TO-99	001
OPA111BM	TO-99	001
OPA111SM	TO-99	001

NOTE: (1) For detailed drawing and dimension table, please see end of data sheet, or Appendix D of Burr-Brown IC Data Book.

ORDERING INFORMATION


MODEL	PACKAGE	TEMPERATURE RANGE	OFFSET VOLTAGE, MAX (μV)
OPA111AM	TO-99	-25°C to +85°C	±500
OPA111BM	TO-99	-25°C to +85°C	±250
OPA111SM	TO-99	-55°C to +125°C	±500

ABSOLUTE MAXIMUM RATINGS

Supply	+18VDC
Internal Power Dissipation ⁽¹⁾	
Differential Input Voltage ⁽²⁾	±36VDC
Input Voltage Range(2)	±18VDC
Storage Temperature Range	65°C to +150°C
Operating Temperature Range	55°C to +125°C
Lead Temperature (soldering, 10s)	
Output Short Circuit Duration(3)	Continuous
Junction Temperature	+175°C

NOTES: (1) Packages must be derated based on $\theta_{\rm JC}$ = 150°C/W or $\theta_{\rm JA}$ = 300°C/W. (2) For supply voltages less than ±18VDC, the absolute maximum input voltage is equal to +18V > V_{IN} > -V_{CC} - 6V. See Figure 2. (3) Short circuit may be to power supply common only. Rating applies to +25°C ambient. Observe dissipation limit and T_J.

DICE INFORMATION



OPA111AD DIE TOPOGRAPHY

PAD	FUNCTION
1	Offset Trim
2	–In
3	+In
4	–V _s
5	Offset Trim
6	Output
7	+V _s
8	Substrate


Substrate Bias: This Dielectrically-Isolated Substrate is normally connected to common.


MECHANICAL INFORMATION

	MILS (0.001")	MILLIMETERS
Die Size Die Thickness Min. Pad Size	95 x 71 ±5 20 ±3 4 x 4	2.41 x 1.80 ±0.13 0.51 ±0.08 0.10 x 0.10
Backing: Transistor Count:		None 44


TYPICAL PERFORMANCE CURVES


 T_A = +25°C, V_{CC} = ±15VDC unless otherwise noted.








 T_A = +25°C, V_{CC} = ±15VDC unless otherwise noted.



















 $T_A = +25$ °C, $V_{CC} = \pm 15$ VDC unless otherwise noted.





















 T_A = +25°C, V_{CC} = ±15VDC unless otherwise noted.















 $T_A = +25$ °C, $V_{CC} = \pm 15$ VDC unless otherwise noted.



APPLICATIONS INFORMATION

OFFSET VOLTAGE ADJUSTMENT

The OPA111 offset voltage is laser-trimmed and will require no further trim for most applications. As with most amplifiers, externally trimming the remaining offset can change drift performance by about $0.3\mu\text{V/°C}$ for each $100\mu\text{V}$ of adjusted offset. Note that the trim (Figure 1) is similar to operational amplifiers such as 741 and AD547. The OPA111 can replace most other amplifiers by leaving the external null circuit unconnected.

INPUT PROTECTION

Conventional monolithic FET operational amplifiers require external current-limiting resistors to protect their inputs against destructive currents that can flow when input FET gate-to-substrate isolation diodes are forward-biased. Most BIFET amplifiers can be destroyed by the loss of $-V_{CC}$.




FIGURE 1. Offset Voltage Trim.

Unlike BIFET amplifiers, The **Difet** OPA111 requires input current limiting resistors only if its input voltage is greater than 6V more negative than $-V_{CC}$. A $10k\Omega$ series resistor will limit input current to a safe level with up to $\pm 15V$ input levels, even if both supply voltages are lost.




FIGURE 2. Input Current vs Input Voltage with $\pm V_{CC}$ Pins Grounded.

Static damage can cause subtle changes in amplifier input characteristics without necessarily destroying the device. In precision operational amplifiers (both bipolar and FET types), this may cause a noticeable degradation of offset voltage and drift. Static protection is recommended when handling any precision IC operational amplifier.

GUARDING AND SHIELDING

As in any situation where high impedances are involved, careful shielding is required to reduce "hum" pickup in input leads. If large feedback resistors are used, they should also be shielded along with the external input circuitry.

Leakage currents across printed circuit boards can easily exceed the bias current of the OPA111. To avoid leakage problems, it is recommended that the signal input lead of the OPA111 be wired to a Teflon standoff. If the OPA111 is to be soldered directly into a printed circuit board, utmost care must be used in planning the board layout. A "guard" pattern



should completely surround the high impedance input leads and should be connected to a low impedance point which is at the signal input potential.

The amplifier case should be connected to any input shield or guard via pin 8. This insures that the amplifier itself is fully surrounded by guard potential, minimizing both leakage and noise pickup (see Figure 3).

If guarding is not required, pin 8 (case) should be connected to ground.




FIGURE 3. Connection of Input Guard.

NOISE: FET VERSUS BIPOLAR

Low noise circuit design requires careful analysis of all noise sources. External noise sources can dominate in many cases, so consider the effect of source resistance on overall operational amplifier noise performance. At low source impedances, the lower voltage noise of a bipolar operational amplifier is superior, but at higher impedances the high current noise of a bipolar amplifier becomes a serious liability. Above about $15k\Omega$, the OPA111 will have a lower total noise than an OP-27 (see Figure 4).

BIAS CURRENT CHANGE VERSUS COMMON-MODE VOLTAGE

The input bias current of most popular BIFET operational amplifiers are affected by common-mode voltage (Figure 5). Higher input FET gate-to-drain voltage causes leakage and ionization (bias) currents to increase. Due to its cascode input stage, the extremely low bias current of the OPA111 is not compromised by common-mode voltage.

APPLICATIONS CIRCUITS

Figures 6 through 18 are circuit diagrams of various applications for the OPA111.




FIGURE 4. Voltage Noise Spectral Density vs Source Resistance.




FIGURE 5. Input Bias Currrent vs Common-Mode Voltage.




FIGURE 6. Pyroelectric Infrared Detector.

OPA111




FIGURE 7. Zero-Bias Schottky Diode Square-Law RF Detector.




FIGURE 8. Computerized Axial Tomography (CAT) Scanner Channel Amplifier.




FIGURE 9. High Impedance ($10^{14}\Omega$) Amplifier.




FIGURE 10. Sensitive Photodiode Amplifier.




FIGURE 11. 60Hz Reject Filter.




FIGURE 12. Piezoelectric Transducer Charge Amplifier.




FIGURE 13. 0.6Hz Second-Order Low-Pass Filter.






FIGURE 14. RIAA Equalized Phono Preamplifier.




FIGURE 15. High Sensitivity (under 1nW) Fiber Optic Receiver for 9600 Baud Manchester Data.




FIGURE 16. 'N' Stage Parallel-Input Amplifier for Reduced Relative Amplifier Noise at the Output.




FIGURE 17. FET Input Instrumentation Amplifier.




FIGURE 18. Low-Droop Positive Peak Detector.



PACKAGE OPTION ADDENDUM

24-Jun-2019

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	•	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
OPA111AM	LIFEBUY	TO-99	LMC	8	20	Green (RoHS & no Sb/Br)	AU	N / A for Pkg Type		OPA111AM	
OPA111BM	LIFEBUY	TO-99	LMC	8	1	Green (RoHS & no Sb/Br)	AU	N / A for Pkg Type		OPA111BM	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





24-Jun-2019

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated