



UM61256A Series

32K X 8 High Speed CMOS SRAM

Features

- Single +5V power supply
- Access times: 12/15 ns (max.)
- Current: Operating: 180mA (max.)/TAA: 12ns 150mA (max.)/TAA: 15ns
 - Standby: 12mA (max.)
- Full static operation, no clock or refreshing required

- Directly TTL compatible: All inputs and outputs
- Common I/O using three-state output
- Data retention voltage: 3V (min.)
- Available in 28-pin SOJ, SKINNY DIP packages

General Description

The UM61256A is a high-speed, low-power 262,144-bit static random access memory organized as 32,768 words by 8 bits and operates on a single 5V power supply. It is built using UMC's high performance CMOS process.

Inputs and three-state outputs are TTL compatible and allow for direct interfacing with common system bus structures.


Minimum standby power is drawn by this device when $\overline{\text{CE}}$ is at a high level, independent of the other input levels.

Data retention is guaranteed at a power supply voltage as low as 3V.

Pin Configuration



Block Diagram





Pin Description

Pin No.	Symbol	Description
1-10, 21, 23-26	A0 - A14	Address Input
27	WE	Write Enable
22	ŌĒ	Output Enable
20	CE	Chip Enable
11-13, 15-19	I/O1 - I/O8	Data Input/Output
28	VCC	Power Supply
14	GND	Ground

Absolute Maximum Ratings*

VCC to GND	$-0.5V$ to $+7.0V$
IN, IN/OUT Volt to GND	-0.5V to VCC +0.5V
Operating Temperature, Topr	0°C to +70°C
Storage Temperature, Tstg	-55°C to + 125°C
Temperature Under Bias, Tbias	10°C to +85°C
Power Dissipation, Pt	1.0W

Recommended DC Operating Conditions

(TA = 0°C to + 70°C)

Symbol	Parameter	Min.	Тур.	Max.	Unit
vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Ground	0	0	0	V
VIH	Input High Voltage	2.2	3.5	VCC + 0.5	٧
VIL	Input Low (1) Voltage	-0.5	0	+0.8	V
CL	Output Load		-	30	рF
TTL	Output Load	•	-	1	

*Comments

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied and exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC Electrical Characteristics (TA = 0°C to + 70°C, VCC = 5V ± 10%, GND = 0V)

	_ .	UM61256A-12		UM61256A-15		11-14	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit	Conditions
	Input Leakage	-	2		2	μΑ	Vin = GND to VCC
ILO	Output Leakage		2	-	2	μΑ	CE = VIH or OE = VIH VI/O = GND to VCC
lcc1	Dynamic Operating Current	-	180	-	150	mA	CE = VIL. 11/0 = 0mA
Ise		-	35	-	35	mA	CE = VIH
ISB1	Standby Power Supply Current	-	12	-	12	mA	CE ≥ VCC - 0.2V Vin ≥ VCC - 0.2V or Vin ≤ 0.2V



DC Electrical Characteristics (continued)

Symbol	Parameter	UM612	UM61256A-12		UM61256A-15		Conditions	
Symbol	Falametei		Max.	Min.	Мах.	Unit	Conditions	
VOL	Output Low Voltage	-	0.4	~	0.4	٧	IOL = 8 mA	
Vон	Output High Voltage	2.4	-	2.4	_	٧	lон ≂ -4 mA	

Note: 1. Vil. = -3.0V for pulses less than 20 ns.

2. Icc1 is dependent on output loading, cycle rates, and Read/Write patterns.

Truth Table

Mode	CE	OE	WE	I/O Operation	Supply Current
Standby	Н	х	х	High Z	ISB, ISB1
Output Disable	L	Н	Н	High Z	Icc, Icc1
Read	L	L	Н	Dout	Icc, Icc1
Write	L	х	L	Din	Icc, Icc1

Note: X: H or L

Capacitance (TA = 25°C, f = 1.0 MHz)

Symbol	Parameter	Min.	Max.	Unit	Conditions
Cin*	Input Capacitance		10	pF	Vin = 0V
Ci/O*	Input/Output Capacitance		10	pF	Vi/O = 0V

^{*} These parameters are sampled and not 100% tested.



AC Characteristics (TA = 0° C to $+70^{\circ}$ C, VCC = 5V ± 10%)

0	Parameter	UM612	56A-12	UM6125		
Symbol	rarameter	M in.	Max.	Min.	Max.	Unit
Read Cycle						
t AC	Read Cycle Time	12	_	15	_	ns
t 🗚	Address Access Time	_	12		15	ns
t ACE	Chip Enable Access Time	-	12	-	15	ns
t OE	Output Enable to Output Valid	-	7		9	ns
t CLZ	Chip Enable to Output in Low Z	2	_	3	_	ns
t OLZ	Output Enable to Output in Low Z	2	-	2	_	ns
t CHZ	Chip Disable to Output in High Z	0	7	0	8	ns
t	Output Disable to Output in High Z	2	6	2	7	ns
tон	Output Hold from Address Change	2	_	3	-	ns
Write Cycle						
twc	Write Cycle Time	12	-	15	_	ns
t cw	Chip Enable to End of Write	10	-	12	-	ns
t AS	Address Setup Time of Write	0	-	0	_	ns
t AW	Address Valid to End of Write	10	-	12	-	ns
t wp	Write Pulse Width	8	-	10	-	ns
t wr	Write Recovery Time	0	-	0	_	ns




AC Characteristics (continued)

Symbol	Parameter	UM612	56 A -12	UM6125	I for the	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
t WHZ	Write to Output in High Z	0	7	0	8	ns
t ow	Data to Write Time Overlap	8	-	10	_	ns
t DH	Data Hold from Write Time	0	_	0	_	ns
t ow	Output Active from End of Write	5	-	5	-	ns


Notes: tcHz, toHz and twHz are defined as the time at which the outputs achieve teh open circuit condition and are not referred to output voltage levels.

Timing Waveforms

Read Cycle 1 (1)




Read Cycle 2 (1, 2, 4)





Timing Waveforms (continued)


Read Cycle 3 (1, 3, 4)



Notes: 1. WE is high for Read Cycle.

- 2. Device is continuously enabled, CE = VIL.
- 3. Address valid prior to or coincident with CE transition low.
- 4. OE = VIL.
- 5. Transition is measured ±500mV from steady state. This parameter is sampled and not 100% tested.

Write Cycle 1 (6) (Write Enable Controlled)




High Sneed SRAM



Timing Waveforms (continued)

Write Cycle 2 (Chip Enable Controlled)




Notes: 1. tas is measured from the address valid to the beginning of Write.

- 2. A Write occurs during the overlap (twp) of a low CE and a low WE.
- 3. Twn is measured from the earliest of CE or WE going high to the end of the Write cycle.
- 4. If the \overline{CE} low transition occurs simultaneously with the \overline{WE} low transition or after the \overline{WE} transition, outputs remain in a high impedance state.
- 5. t cw is measured from the later of CE going low to the end of Write.
- 6. OE is continuously low (OE = VIL).
- 7. Transition is measured ±500mV from steady state. This parameter is sampled and not 100% tested.



AC Test Conditions

Input Pulse Levels	0V to 3.0V
Input Rise and Fall Time	5 ns
Input and Output Timing Reference Levels	1.5V
Output Load	See Fig. 1, 2



480 N

480 N

5pf *

Including scope and Jig.

Figure 1. Output Load

Figure 2. Output Load for tclz, tolz, tchz, tohz, twhz, and tow

Data Retention Characteristics


 $(TA = 0 ^{\circ}C \text{ to } 70 ^{\circ}C)$

Symbol	Parameter	Min.	Max.	Unit	Conditions
VDR	VCC for Data Retention	3	5.5	V	CE ≥ VCC - 0.2V
ICCDR	Data Retention Current	-	12	mA	
CDR	Chip Disable to Data Retention Time	0	-	ns	
t _R	Operation Recovery Time	t *		ns	See Retention Waveform

^{*} t RC = Read Cycle Time



Low VCC Data Retention Waveform



Ordering Information

Part No.	Access Time (ns)	Operating Current Max. (mA)	Standby Current Max. (mA)	Package
UM61256AK-12	12	180	12	28L SKINNY
UM61256AS-12	12	180	12	28L SOJ
UM61256AK-15	15	150	12	28L SKINNY
UM61256AS-15	15	150	12	28L SOJ