


Data sheet acquired from Harris Semiconductor SCHS079C – Revised October 2003

RECOMMENDED FOR

# CD4522B Types

Advance Information/ **Preliminary Data** 



## **CMOS Programmable BCD** Divide-by-"N" Counter

#### Features:

- Internally synchronous for high internal and external speeds.
- Logic edge-clocked design increments on positive Clock transition or on negative Clock Inhibit transition.
- 100% tested for quiescent current at 20-V.
- 5-V, 10-V, and 15-V parametric ratings.
- High-Voltage Types (20-Volt Rating) Standard symmetrical output characteristics.
  - Maximum input current of 1 µA at 18 V over full package-temperature range: 100 nA at 18 V and 25° C.
  - Meets all requirements of JEDEC Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices."

CD4522B programmable BCD counter has a decoded "0" state output for divide-by-N applications. In single stage operation the "0" output is tied to the Preset Enable input. The Cascade Feedback allows multiple stage divide-by-N operation without the need for external gating. A HIGH on the Clock Inhibit disables the pulse-counting function. A HIGH on the Master Reset asynchronously resets the divide-by-N operation. The output is presented in BCD format.

The CD4522B-series types are supplied in 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).

#### **Applications:**

- Frequency synthesizers
- Phase-locked loops
- Programmable down counters
- Programmable frequency dividers

# MAXIMUM RATINGS, Absolute-Maximum Values: DC SUPPLY-VOLTAGE RANGE, (VDD)


Voltages referenced to VSS Terminal) ..... -0.5V to +20V INPUT VOLTAGE RANGE, ALL INPUTS .....-0.5V to V<sub>DD</sub> +0.5V POWER DISSIPATION PER PACKAGE (PD): **DEVICE DISSIPATION PER OUTPUT TRANSISTOR** OPERATING-TEMPERATURE RANGE (T<sub>A</sub>) ......-55°C to +125°C STORAGE TEMPERATURE RANGE (Tstg) ....-65°C to +150°C LEAD TEMPERATURE (DURING SOLDERING): 

#### TRUTH TABLES

CLOCK	CLOCK INHIBIT	PRESET ENABLE	MASTER RESET	ACTION
0	0	0	0	No Count
	0	0	0	Count Down
x	1	0	0	No Count
1 1	~	0	0	Count Down
Х	Х	1	0	Preset
X	Х	Х	1	Reset

X = Don't Care

		OUTPUTS									
Count	Qo	Q <sub>1</sub>	Q <sub>2</sub>	Q₃							
0	0	0	0	0							
1	1 1	0	0	- 0							
S 225	0	1	0	0							
3-2"	en fish	1	0	0							
4	0	0	1	0							
5	1 6	0	. 1	0							
6	0	1	- 1	0							
. 7	1 1	1	. 1	0							
8 🚉	0	0	0	1							
9	1 2	0 .	. 0	1							



a. Basic diagram.




Fig. 1 - Logic diagram for the CD4522B.

### RECOMMENDED OPERATING CONDITIONS at $T_A = 25^{\circ}\text{C}$ , except as noted.

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTICS	V <sub>DD</sub>	LIN	IITS	UNITS	
	(V)	Min.	Max.	]	
Supply-Voltage Range (For T <sub>A</sub> = Full Package- Temperature Range		3	18	v	
Pulse Width: Clock, tw(cc)	5 10 15	250 100 80		ns	
Preset Enable, tw(cc)	5 10 15	250 100 80	_	ns	
Master Reset, tw( <sub>MR</sub> )	5 10 15	350 250 200	<del>-</del>	пѕ	
Clock Frequency, fc∟	5 10 15		1.5 3.0 4.0	MHz	
Clock Rise and Fall Time t <sub>rcL</sub> , t <sub>rcL</sub>	5 10 15	<u>+</u>	15 15 15	μs	
Preset Enable Set-up Time, t <sub>su</sub>	5 10 15	0 0 0	_ _ _	ns	
Preset Enable Hold Time, t <sub>h</sub>	5 10 15	75 25 20		ns	
Master Reset Removal Time, t <sub>rem</sub>	5 10 15	130 50 30	-	ns	




Fig. 2 — Typical output low (sink) current characteristics.




Fig. 3 — Minimum output low (sink) current characteristics.

#### STATIC ELECTRICAL CHARACTERISTICS

CHARACTER- ISTIC	cc	CONDITIONS			LIMITS AT INDICATED TEMPERAT						UNITS
	V <sub>o</sub>	Vin	<b>V</b> DD						+25		
	(V)	(V)	(V)	-55	-40	+85	+125	Min.	, Тур.	Max.	
Quiescent Device		0, 5	5	5	5	150	150		0.04	5	
Current, IDD Max.		0, 10	10	10	10	300	300		0.04	10	]
	_	0, 15	15	20	20	600	600		0.04	20	μΑ
		0, 20	20	100	100	3000	3000	1	0.08	100	
Output Low	0.4	0, 5	5	0.64	0.61	0.42	0.36	0.51	1		]
(Sink) Current	0.5	0, 10	10	1.6	1.5	1.1	0.9	1.3	2.6		
lo∟ Min.	1.5	0, 15	15	4.2	4	2.8	2.4	3.4	6.8		
Output High	4.6	0, 5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1		mA
(Source)	2.5	0, 5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	_	
Current,	9.5	0, 10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6		]
I <sub>он</sub> Min.	13.5	0, 15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	_	
Output Voltage:	_	0, 5	5		0.	05			0	0.05	]
Low-Level,	_	0, 10	10		0.	05			0	0.05	
V <sub>OL</sub> Max.		0, 15	15		0.	05			0	0.05	]
Output Voltage:	_	0, 5	5		4.	95		4.95	5		
High-Level		0, 10	10		9.	95		9.95	10	_	
V <sub>он</sub> Min.		0, 15	15		. 14	.95		14.95	15		V
Input low	0.5, 4.5	-	5		1	.5		_	_	1.5	] `
Voltage, V <sub>IL</sub> Max.	1, 9	<u> </u>	10	3				_	_	3	]
4.4	1.5, 13.5		15			4		_	_	4	
Input High	0.5, 4.5	_	5	3.5				3.5		_	]
Voltage, V <sub>IH</sub> Min.	1, 9		10	7				7			]
	1.5, 13.5	_	15	11				11		_	
Input Current,	_	0, 18	18	±0.1	±0.1	±1	±1		±10 <sup>-5</sup>	±0.1	μΑ




Fig. 4 — Typical output high (source) current characteristics.




Fig. 5 — Minimum output high (source) current characteristics.

### DYNAMIC ELECTRICAL CHARACTERISTICS at $T_A=25^{\circ}C$ , Input $t_r$ , $t_f=20$ ns, $C_I=50$ pF, $R_L$ , =200 k $\Omega$

0114040000000	TEST CO	NDITIONS		UNITS			
CHARACTERISTIC		V <sub>DD</sub> (V)	Min.	Тур.	Max.	UNITS	
Propagation Delay Time; t <sub>PHL</sub> , t <sub>PLH:</sub> Clock to "Q" outputs		5 10 15		550 225 160	1100 450 320	ns	
Clock to "0" output		5 10 15	, _ _ _	420 160 110	710 270 190	ns	
Clock inhibit to "Q" outputs		5 10 15	_ _ _	270 100 70	540 200 140	ns	
Master reset to "Q" outputs		5 10 15	_ _ _ _	270 100 70	540 200 140	ns	
Preset Enable Setup Time, t <sub>su</sub>		5 10 15	_ _ _	0 0 0	0 0 0	ns	
Preset Enable Hold Time, t <sub>h</sub>		5 10 15	-	75 25 20	150 50 40	ns	
Master Reset Removal Time, t <sub>rem</sub>		5 10 15	<u>-</u>	130 50 30	260 100 60	ns	
Transition Time, t <sub>THL</sub> , t <sub>TLH</sub>		5 10 15		100 50 40	200 100 80	ns	
Minimum Pulse Width Clock, twicu	S. S	5 10 15		125 50 40	250 100 80	ns	
Preset Enable, tw(PE)		5 10 15	_ _ _	125 50 40	250 100 80	ns	
Master Reset, twime		5 10 15		175 125 100	350 250 200	ns	
Max Clock Freq, f <sub>cL</sub>		5 10 15	-	3 6 8	1.5 3.0 4.0	MHz	
Max Clock or Clock Inhibit Rise & Fall Time, ttlh, tthL	k. Mg	5 10 15			15 15 15	us	
Input Capacitance, CiN	Any	Input	<u> </u>	5	7.5	pF	





Fig. 6 — Typical dynamic power dissipation vs. frequency.



**TERMINAL ASSIGNMENT** 





Fig. 7 — Quiescent device current test circuit.

Fig. 8 — Input current test circuit.


Fig. 9 — Input voltage test circuit.

#### **APPLICATION CIRCUITS**




Fro	m	To	•	Donne of N
Stage	Pin	Stage	Pin	Range of N
LSD	"0"	Ali	PE	LSD < N < MSD
N	"0"	N-1	CF	LSD+1 <n<msd< td=""></n<msd<>
N	"0₃"	N+1	CL	LSD < N < MSD-1

Fig. 10 — 2-Stage Programmable Down Counter (One Cycle)



Fro	m	To	)	Denne of N
Stage	Płn	Stage	Pin	Range of N
LSD	"0"	All	PE	LSD < N < MSD
N	"0"	N-1	CF	LSD + 1 < N < MSD
N.	"03"	N+1	CL	LSD < N < MSD-1

Fig. 11 — 2-Stage Programmable Frequency Divider



Dimensions and pad layout for CD4522BH.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils ( $10^{-3}$  inch).





24-Aug-2018

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	<b>Device Marking</b> (4/5)	Samples
CD4522BE	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD4522BE	Samples
CD4522BM	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4522BM	Samples
CD4522BMT	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD4522BM	Samples
CD4522BPW	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM522B	Samples
CD4522BPWE4	ACTIVE	TSSOP	PW	16	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM522B	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: Til defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



### PACKAGE OPTION ADDENDUM

24-Aug-2018

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### D (R-PDS0-G16)

### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



## D (R-PDSO-G16)

### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





SMALL OUTLINE PACKAGE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



### N (R-PDIP-T\*\*)

### PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (<a href="www.ti.com/legal/termsofsale.html">www.ti.com/legal/termsofsale.html</a>) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated