# SN54196, SN54197, SN54LS196, SN54LS197, SN54S196, SN54S197, SN74196, SN74197, SN74LS196, SN74LS197, SN74S196, SN74S197

SDLS077

# 50/30/100-MHz PRESETTABLE DECADE OR BINARY COUNTERS/LATCHES OCTOBER 1976-REVISED MARCH 1988

- Performs BCD, Bi-Quinary, or Binary Counting
- **Fully Programmable**
- Fully Independent Clear Input
- Input Clamping Diodes Simplify System Design
- Output QA Maintains Full Fan-out Capability In Addition to Driving Clock-2 Input

	GUARA		TYPICAL
TYPES	COUNT FR	-	POWER DISSIPATION
	CLOCK 1	CLOCK 2	
'196, '197	0-50 MHz	0-25 MHz	240 mW
'LS196, 'LS197	0-30 MHz	0-15 MHz	80 mW
<b>'\$196</b> , '\$197	0-100 MHz	0-50 MHz	375 mW

#### description

These high-speed monolithic counters consist of four d-c coupled, master-slave flip-flops, which are internally interconnected to provide either a divide-by-two and a divide-by-five counter ('196, 'LS196, 'S196) or a divideby-two and a divide-by-eight counter ('197, 'LS197, (\$197). These four counters are fully programmable; that is, the outputs may be preset to any state by placing a low on the count/load input and entering the desired data at the data inputs. The outputs will change to agree with the data inputs independent of the state of the clocks.


During the count operation, transfer of information to the outputs occurs on the negative-going edge of the clock pulse. These counters feature a direct clear which when taken low sets all outputs low regardless of the states of the clocks.


These counters may also be used as 4-bit latches by using the count/load input as the strobe and entering data at the data inputs. The outputs will directly follow the data inputs when the count/load is low, but will remain unchanged when the count/load is high and the clock inputs are inactive.

All inputs are diode-clamped to minimize transmissionline effects and simplify system design. These circuits are compatible with most TTL logic families. Series 54, 54LS, and 54S circuits are characterized for operation over the full military temperature range of  $-55\,^\circ\text{C}$  to 125°C; Series 74, 74LS, and 74S circuits are characterized for operation from 0°C to 70°C.

SN54196, SN54LS196, SN54S196, SN54197, SN54LS197, SN54S197 . . . J OR W PACKAGE SN74196, SN74197 ... N PACKAGE SN74LS196, SN74S196, SN74LS197, SN74S197 ... D OR N PACKAGE (TOP VIEW)


	14 V <u>CC</u> 13 CLR 12 QD 11 D 10 B 9 QB
_	9]] <b>O</b> B 8]] CLK 1





NC - No internal connection

logic symbols<sup>†</sup>



<sup>†</sup>These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, N, and W packages.

**PRODUCTION DATA documents contain information** current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing dows not necessarily include testing of all parameters.



# SN54196, SN54197, SN54LS196, SN54LS197, SN54S196, SN54S197, SN74196, SN74197, SN74LS196, SN74LS197, SN74S196, SN74S197 50/30/100-MHz PRESETTABLE DECADE OR BINARY COUNTERS/LATCHES

## typical count configurations


'196, 'LS196, and 'S196 typical count configurations and function tables are the same as those for '176, '197, 'LS197, and 'S197 typical count configurations and function tables are the same as those for '177.

## logic diagrams

'196, 'LS196, and 'S196 logic diagrams are the same as those for '176.

'197, 'LS197, and 'S197 logic diagrams are the same as those for '177.

#### schematics of inputs and outputs





# SN54196, SN54197, SN74196, SN74197 50-MHz PRESETTABLE DECADE OR BINARY COUNTERS/LATCHES

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)	
Input voltage	
Interemitter voltage (see Note 2)	
Operating free-air temperature range: SN54196, SN54197 Circuits	
SN74196, SN74197 Circuits	••••••••••••••••••••••••••••••••••••••
Storage temperature range	

NOTES: 1. Voltage values are with respect to network ground terminal.

2. This is the voltage between two emitters of a multiple-emitter transistor. For this circuit, this rating applies between the Clear and Load inputs.

## recommended operating conditions

· · ·		SN5	4196, SN	54197	SN74	196, SN7	4197	
		MIN	NOM	MAX	MIN	NOM	MAX	UNI
Supply voltage, VCC		4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH		1		800			-800	μA
Low-level output current, IOL		1		16			16	mA
0	Clock-1 input	0		50	0		50	
Count frequency	Clock-2 input	0		25	0		25	MH:
	Clock-1 input	10			10			
<b>B</b>	Clock-2 input	20			20			
Pulse width, t <sub>w</sub>	Clear	15			15			ns
	Load	20			20			
	High-level data	tw(load)			tw(load)			
Input hold time, t <sub>h</sub> (see Note 3)	Low-level data	t <sub>w(load)</sub>	÷		tw(ioad)			ns
	High-level data	10			10			
Input setup time, t <sub>su</sub> (see Note 3)	Low-level data	15			15			ns
Count enable time, ten (see Note 4)		20			20			ns
Operating free-air temperature, TA		-55		125	0		70	°C

NOTES: 3. Setup and hold times are with respect to the falling edge of the load input.

4. Minimum count enable time is the interval immediately preceding the negative-going edge of the clock pulse during which interval the count/load and clear inputs must both be high to ensure counting.



# SN54196, SN54197, SN74196, SN74197 50-MHz PRESETTABLE DECADE OR BINARY COUNTERS/LATCHES

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	1	TEST	ONDITION	iet.	SN54	196, SN	74196	SN54			
		·			19.	MIN	TYP‡	MAX	MIN	TYP‡	MAX	
VIH	High-level input voltage					2			2			V
VIL	Low-level input voltage							0.8	-		0.8	V
VIK	Input clamp voltage		V <sub>CC</sub> = MIN,	l <sub>1</sub> = -12 π	A			-1.5			-1.5	Tv -
∨он	High-level output voltag	e	V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V,			2.4	3.4		2.4	3.4		v
VOL	Low-level output voltage	1	V <sub>CC</sub> = MIN, V <sub>1L</sub> = 0.8 V,	VIH = 2 V	,		0.2	0.4		0.2	0.4	V
4	Input current at maximu	m input voltage	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 5.5 V				1			1	mΑ
		Data, Load						40			40	
н	High-level input current	Clear, clock 1	VCC = MAX,	VI = 2.4 V				80			80	μA
		Clock 2						120			80	
		Data, Load						-1.6		-	-1.6	
	<b>1 1 1 1 1 1 1 1 1 1</b>	Clear	7					-3.2			-3.2	
ΠL	Low-level input current	Clock 1	Vcc = MAX,	VI = 0.4 V				-4.8			-4.8	mΑ
		Clock 2	1					-6.4		-	-3.2	
				· · _ · · ·	SN54'	-20		-57	-20		-57	
los	Short-circuit output curr	ents	V <sub>CC</sub> = MAX		SN74'	-18		57	-18		-57	mΑ
ICC	Supply current	2 Ab	VCC = MAX,	See Note 5			48	59	_	48	59	mΑ

NOTE 5: ICC is measured with all inputs grounded and all outputs open.

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup>All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25 °C.

§Not more than one output should be shorted at a time.

 $\Omega_A$  outputs are tested at  $I_{OL} = 16$  mA plus the limit value of  $I_{|L}$  for the clock-2 input. This permits driving the clock-2 input while fanning out to 10 Series 54/74 loads.

PARAMETER #	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS		SN5419 SN7419			N5479		UNIT
		10011011		MIN	TYP	MAX	MIN	ТҮР	MAX	į
fmax	Clock 1	QA		50	70		50	70		MHz
tPLH	Clock 1	QA			7	12		7	12	
<sup>t</sup> PHL	GIOCK	<sup>Q</sup> A ∣			10	15		10	15	пs
ΨLH	Clock 2	0 <sub>B</sub>			12	18		12	18	
tPHL		ΔB			14	21		14	21	ns
<b>TPLH</b>	Clock 2				24	36		24	36	
TPHL	CIUCK 2	۵ <sub>C</sub>	$C_L = 15  pF$ ,		28	42		28	42	ns
TPLH	Clock 2	QD	$R_L = 400 \Omega$ ,		14	21		36	54	
<sup>t</sup> PHL			See Note 6		12	18		42	63	ns
tPLH	A, B, C, D	0 <sub>A</sub> , 0 <sub>B</sub> , 0 <sub>C</sub> , 0 <sub>D</sub>			16	24		16	24	
<sup>t</sup> PHL	A, 5, 0, D	AY AR' AC' AD			25	38		25	38	ns
<sup>t</sup> PLH	Load	Апу			22	33		22	33	
tPHL	LOad				24	36		24	36	ns
<sup>t</sup> PHL	Clear	Any			25	37		25	37	ns

## switching characteristics, $V_{CC}$ = 5 V, $T_A$ = 25°C

 $f_{max} = maximum$  count frequency.


tPLH = propagation delay time, low-to-high-level output.

tpHL = propagation delay time, high-to-low-level output.

NOTE 6: Load circuit, input conditions, and voltage waveforms are the same as those shown for the '176, '177 except that testing  $f_{max}$ ,  $V_{IL} = 0.3 V$ .



# SN54LS196, SN54LS197, SN74LS196, SN74LS197 30 MHz PRESETTABLE DECADE OR BINARY COUNTERS/LATCHES



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1) 7 V
Input voltage
Operating free-air temperature range: SN54LS196, SN54LS197 Circuits 55°C to 125°C
SN74LS196, SN74LS197 Circuits
Storage temperature range

NOTE 1: Voltage values are with respect to network ground terminal.

#### recommended operating conditions

			SN54LS1	96, SN5	4LS197	SN74LS1	96, SN7	4LS197	
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
юн	High-level output current				-400			-400	μA
IOL	Low-level output current				4			B	mΑ
	Count frequency	Clock-1 input	0		30	0		30	M41.1-
	Count mequency	Clock-2 input	0		15	0		15	MHz
		Clock-1 input	20			20			
•	Pulse width	Clock-2 input	30			30			
tw	Fuise wiath	Clear	15			15			ns
		Load	20			20			
<i>•</i> .	Input hold time, (see Note 3)	High-level data	tw(load	d)		tw(load	i)		
th	input hold time, isee Note 3/	Low-level data	tw(load	1)		tw(load	f)		пs
	In the second se	High-level data	10			10			
tsu	Input setup time, (see Note 3)	Low-level data	15			15			ns
• • •		Clock 1	30			30			
<sup>t</sup> enable	Count enable time, (see Note 4)	Clock 2	50			50			ns
TA	Operating free-air temperature		55		125	0	•	70	°c

NOTES: 3. Setup and hold times are with respect to the falling edge of the load input.

4. Minimum count enable time is the interval immediately preceding the negative-going edge of the clock pulse during which interval the count/load and clear inputs must both be high to ensure counting.



## SN54LS196, SN54LS197, SN74LS196, SN74LS197 30-MHz PRESETTABLE DECADE OR BINARY COUNTERS/LATCHES

	PARAM	ETER	TE:	ST CONDITION	5†	-	V54LS1		ł	SN74LS196 SN74LS197				
						MIN	TYP <sup>‡</sup>	MAX	MIN	TYP‡	MAX	l		
Vitt.	High-level input	voltage				2			2			V		
ViL	Low-level input v	voitage						0.7			0.8	V		
٧ik	Input clamp volt	age	V <sub>CC</sub> = MIN,	lj = -18 mA				-1.5			-1.5	V		
∨он	High-level outpu	t voltage	V <sub>CC</sub> = MIN, VIL = VIL max	V <sub>IH</sub> = 2 V, , I <sub>OH</sub> = -400 µ/	· · · · · · · · · · · · · · · · · · ·	2.5	3.4		2,7	3.4		v		
	• • • •		VCC = MIN,		IOL = 4 mA		0,25	0,4		0,25	0.4			
VOL	Low-level output	t voltage	VIL = VIL max		IOL = 8 mA®		÷			0.35	0.5	V		
		Data, Load			• • • •			0.1			0.1			
	Input current	Clear, clock 1		W				0,2			0.2			
ų	at maximum	Clock 2 of 'LS196	V <sub>CC</sub> ≁ MAX,	vi = 5.5 v				0.4			0.4	mA		
	input voltage	Clock 2 of 'LS197						0.2			0.2			
		Data, Load						20			20			
1	High-level	Clear, clock 1	Vcc = MAX,	V 97V				40			40	μΑ		
ін	input current	Clock 2 of 'LS196	VCC - WAA,	v] - 2.7 v				80			80	μΑ		
		Clock 2 of 'LS197						40			40			
		Data, Load						-0.4			-0.4			
	Low-level	Clear						0.8			-0.8			
ΗL	Input current	Clock 1	V <sub>CC</sub> = MAX,	Vj = 0.4 V				-2.4			-2.4	mΑ		
		Clock 2 of 'LS196						-2.8			2.8			
		Clock 2 of 'LS197			<u> </u>			-1.3			-1.3			
os	Short-circuit out	put current \$	V <sub>CC</sub> = MAX			20		-100	-20		-100	mΑ		
ICC	Supply current		V <sub>CC</sub> = MAX,	See Note 5			16	27		16	27	mΑ		

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup>All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ .

Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second. $<math>Q_A$  outputs are tested at specified  $I_{OL}$  plus the limit value of  $I_{L}$  for the clock-2 input. This permits driving the clock-2 input while maintaining full fan-out capability.

NOTE 5. ICC is measured with all inputs grounded and all outputs open.

#### switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER #	FROM	TO	TEST CONDITIONS		154LS1 174LS1			197 197		
	(INPUT)	(OUTPUT)		MIN	TYP	MAX	MIN	ТҮР	MAX	
fmax	Clock 1	QA		30	40		30	40		MHz
tPLH	Clock 1	0.			8	15		8	15	ns
<sup>t</sup> PHL	GIOCK I	QA			13	20		14	21	
tpl,H	Clock 2	() e			16	24		12	19	ns
<b>TPHL</b>	CIUCK 2	а <sup>в</sup>			22	33		23	35	
<sup>t</sup> PLH	Clock 2	0-	0 15 pE		38	57		34	51	
<sup>t</sup> ₽H L	CIOCK 2	QC	C <sub>L</sub> = 15 pF,		41	62		42	63	п <b>\$</b>
<sup>t</sup> PLH	Clock 2	0-	$R_L = 2 k\Omega$ ,		12	18		55	78	
tPH L	CIOCK 2	QD	See Note 6		30	45		63	95	ns
τρΓΗ					20	30		18	27	
<sup>t</sup> PHL	A, B, C, D	$Q_A, Q_B, Q_C Q_D$			29	44		29	44	ns
<sup>t</sup> PLH	Load	Anu			27	41		26	39	
<sup>t</sup> PHL	LOad	Any			30	45		30	45	ns
<sup>t</sup> PHL	Clear	Апу			34	51		34	51	ns


 $#f_{max} \equiv maximum count frequency.$ 

 $t_{PLH} \equiv$  propagation delay time, low-to-high-level output,  $t_{PHL} \equiv$  propagation delay time, high-to-low-level output.

NOTE 6: Load circuit, input conditions, and voltage waveforms are the same as those shown for the '176, '177 except that  $t_r \le 15$  ns,  $t_f \le 6$  ns, and  $V_{ref} = 1.3$  V (as opposed to 1.5 V).



# SN54S196, SN54S197, SN74S196, SN74S197 100-MHz PRESETTABLE DECADE OR BINARY COUNTERS/LATCHES



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1)																	•			-		7 V
Input voltage			-	-					•			-		-		-		-		-	. 5.	5 V
Operating free-air temperature range:	SN:	54S	1 <del>9</del>	6, 5	SN5	i4S	197	Ci	rcui	ts		•					-		_	55°(	C to 12	5°C
	SN:	74S	19	6, 5	SN7	'4S '	197	Ci	rcui	ts										0	°C to 70	0°C
Storage temperature range	•	•	•	•	•		·	•	•		•	-	•	•	•	•	•	•		65°(	C to 15	о°с

NOTE 1: Voltage values are with respect to network ground terminal.

## recommended operating conditions

		SN54	S196, SN5	4S197	SN74	S196, SN7	4\$197	
		MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, V <sub>CC</sub>		4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH				-1		•	1	mA
Low-level output current, IOL				20			20	mA
	Clock-1 input	0		100	0		100	мн₂
Clock frequency	Clock-2 input	0		50	0		50	
	Clock-1 input	5			5			
D I. Shi a	Clock-2 input	10			10			]
Pulse width, t <sub>w</sub>	Clear	30			30			ns
	Load	5			5	-		7
	High-level data	31			31			
Input hold time, th (see Note 3)	Low-level data	31			31			-  ns
Lesus status sime to Japa Nata 2)	High-level data	61			61			
Input setup time, t <sub>su</sub> (see Note 3)	Low-level data	61			61			ns
Count enable time, t <sub>en</sub> (see Note 4)		12			12			ns
Operating free-air temperature, TA		-65		125	0		70	°c

NOTES: 3. Setup and hold times are with respect to the falling edge of the load input.

4. Minimum count enable time is the interval immediately preceding the negative-going edge of the clock pulse during which interval the count/load and clear inputs must both be high to ensure counting.



# SN54S196, SN54S197, SN74S196, SN74S197 **100-MHz PRESETTABLE DECADE OR BINARY COUNTERS/LATCHES**

PARAMETER		TEST CONDITIONS <sup>†</sup>			SN54S196, SN74S196			SN54S197, SN74S197				
						MIN	TYP‡	MAX	MIN	TYP\$	MAX	
						2			2			
VIL								0.8			0.8	V
VIK		Vcc = MIN,	lj = –18 mA					-1.2			-1.2	V
∨он		Vcc ≖ MIN,			545	2.5	3.4		2.5	3.4		- v
*OH	,	VIL = 0.8 V,	IOH = −1 mA		745	2.7	3.4		2.7	3.4		
Vol		$V_{CC} = MIN,  V_{IH} = 2 V,$		V <sub>IL</sub> = 0.8 V,			0.5					
					U.			0.5			V	
tj		V <sub>CC</sub> = MAX,	V <sub>I</sub> ≈ 5.5 V					1			1	mΑ
Чн	Clock 1, clock 2	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 2.7 V					150			150	
	All other inputs							50			50	μA
۱L	Data, Load	V MAX	V <sub>1</sub> = 0.5V			1		0.75			0.75	
	Clear						-0.75			-	-0.75	mΑ
	Clock 1	1 VCC - MAA,						-8			8	mΑ
	Clock 2	]						-10			6	mΑ
IO5§		VCC = MAX				-30		-110	-30		-110	mA
lan		V <sub>CC</sub> = MAX,	See Note 5		54S		75	110		75	110	
lee			396 14018 0		74\$	1	75	120		75	120	mA

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions,

<sup>‡</sup> All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ . ¶  $Q_A$  outputs are tested at  $I_{OL} = 20$  mA plus the limit value of  $I_{|L}$  for the clock-2 input. This permits driving the clock-2 input while fanning out to 10 Series 54S/74S loads.

§ Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 5: ICC is measured with all input grounded and all outputs open.

PARAMETER #	(FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	SN54S196, SN74S196			SN54S197, SN74S197			UNIT
				MIN	TYP	MAX	MIN	TYP	MAX	1
fmax	Clock 1	a <sub>A</sub>		100	140		100	140	•	MHz
<sup>t</sup> ₽lH	Clack 1	QA			5	10		5	10	ns
<sup>t</sup> PHL	CIUCK I		RL = 280 Ω, CL = 15 pF, See Note 7		6	10		6	10	
<sup>t</sup> ₽ <b>l</b> H	Clock 2	Q <sub>B</sub>			5	10		5	10	лs
<sup>t</sup> PHL	Q106K 2				8	12		8	12	
<sup>t</sup> PLH	Clock 2	۵ <sub>C</sub>			12	18		12	18	ns
<sup>t</sup> PHL				Γ.	16	24		15	22	
tplh	Clock 2	a <sub>D</sub>			5	10		18	27	ns
<sup>t</sup> PHL	0				8	12		22	33	
<sup>t</sup> PLH	A,B,C,D	a <sup>A</sup> '0 <sup>B</sup> '0 <sup>C</sup> '0 <sup>D</sup>			7	12		7	12	ns
<sup>t</sup> PHL	,,,,,,,,,				12	18		12	18	113
<sup>t</sup> PLH	LOad	Any			10	18		10	18	ns
<sup>t</sup> PHL	0000				12	18		1 <b>2</b>	18	
<sup>t</sup> PHL	Clear	Any			26	37		26	37	ris

## switching characteristics $V_{CC} = 5 V_{-} T_{A} = 25^{\circ} C$

#fmax = maximum count frequency.

 $t_{PLH} \equiv$  propagation delay time, low-to-high-level output.

tpHL = propagation delay time, high-to-low-level output.

NOTE 7: Load circuit, input conditions, and voltage waveforms are the same as those shown in Section 1.



## IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated

### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated

This datasheet has been downloaded from:

www.DatasheetCatalog.com

Datasheets for electronic components.

# **Texas Instruments**

http://www.ti.com

This file is the datasheet for the following electronic components:

SN74S196D - http://www.ti.com/product/sn74s196d?HQS=TI-null-null-dscatalog-df-pf-null-wwe SN74S196N - http://www.ti.com/product/sn74s196n?HQS=TI-null-null-dscatalog-df-pf-null-wwe SN74S197D - http://www.ti.com/product/sn74s197d?HQS=TI-null-null-dscatalog-df-pf-null-wwe SN74LS196 - http://www.ti.com/product/sn74s196?HQS=TI-null-null-dscatalog-df-pf-null-wwe SN74S197N - http://www.ti.com/product/sn74s197n?HQS=TI-null-null-dscatalog-df-pf-null-wwe