# ww.DataSheet4U.com

#### TOSHIBA BIPOLAR LINEAR INTEGRATED CIRCUIT SILICON MONOLITHIC

# **TA8435H/HQ**


#### PWM CHOPPER-TYPE BIPOLAR STEPPING MOTOR DRIVER.

The TA8435H/HQ is a PWM chopper-type sinusoidal micro-step bipolar stepping motor driver.

Sinusoidal micro-step operation is achieved using only a clock signal input by means of built-in hardware.

#### **FEATURES**

- Single-chip bipolar sinusoidal micro-step stepping motor driver
- Output current up to 1.5 A (AVE.) and 2.5 A (PEAK)
- PWM chopper-type
- Structured by high voltage Bi-CMOS process technology
- Forward and reverse rotation are available
- 2-, 1-2-, W1-2-, and 2W1-2-phase modes, and one- or two-clock drives can be selected.
- Package: HZIP25-P
- Input pull-up resistor equipped with  $\overline{RESET}$  pin:  $R = 100 \text{ k}\Omega$  (typ.)
- Output monitor available with MO I<sub>O</sub> ( $\overline{\text{MO}}$ ) = ±2 mA (MAX.)
- Equipped with RESET and ENABLE pins.



Weight: 9.86 g (typ.)

#### TA8435HQ:

The TA8435HQ is an Sn-plated product that includes Pb.

The following conditions apply to solderability:

#### \*Solderability


- 1. Use of Sn-63 Pb solder bath
  - \*solder bath temperature = 230°C
  - \*dipping time = 5 seconds
  - \*number of times = once
  - \*use of R-type flux
- 2. Use of Sn-3.0Ag-0.5Cu solder bath
  - \*solder bath temperature = 245°C

JOSO HALL

- \*dipping time = 5 seconds
- \*number of times = once
- \*use of R-type flux

2005-08-04


#### **BLOCK DIAGRAM**



Pull-up resistance : 100 k  $\Omega$  (Typ.) Pin  $\mathbb{Q}$  ,  $\mathbb{Q}$  : Non-connection

2 2005-08-04

## **PIN CONNECTION (top view)**




Note: NC: No connection



## **PIN FUNCTION**


PIN No	SYMBOL	FUNCTIONAL DESCRIPTION
1	SG	Signal GND
2	RESET	L:RESET
3	ENABLE	L : ENABLE, H: OFF
4	OSC	Chopping oscillation is determined by the external capacitor
5	CW / CCW	Forward / Reverse switching terminal.
6	CK2	Clock input terminal.
7	CK1	Clock input terminal.
8	M1	Excitation control input
9	M2	Excitation control input
10	REF IN	V <sub>NF</sub> control input
11	MO	Monitor output
12	NC	No connection.
13	V <sub>CC</sub>	Voltage supply for logic.
14	NC	No connection.
15	V <sub>MB</sub>	Output power supply terminal.
16	φB	Output φ B
17	PG-B	Power GND.
18	NF <sub>B</sub>	B-ch output current detection terminal.
19	φВ	Output φB
20	φĀ	Output φ A
21	NFA	A-ch output current detection terminal.
22	PG-A	Power GND
23	φΑ	Output φA
24	$V_{MA}$	Output power supply terminal.
25	NC	No connection


#### **OUTPUT CIRCUIT**




#### **INPUT CIRCUIT**

- CK1, CK2, CW / CCW, M1, M2, REF IN: Terminals
- RESET, ENABLE: Terminals
- OSC: Terminal





Equipped with 100  $k\Omega$  of pull-up resistance.



5 2005-08-04

#### **OSCILLATOR FREQUENCY CALCULATION**

The sawtooth oscillator (OSC) circuit consists of  $Q_1$  through  $Q_4$  and  $R_1$  through  $R_4$ .  $Q_2$  is turned off when  $V_{OSC}$  is less than the voltage of 2.5 V +  $V_{BE}$  ( $Q_2$ ), a value that is approximately equal to 2.85 V.  $V_{OSC}$  is increased by  $C_{OSC}$  charging through  $R_1$ .  $Q_3$  and  $Q_4$  are turned on when  $V_{OSC}$  becomes 2.85 V (High level.) The Low level of V (4) pin is equal to  $V_{BE}(Q_2) + V_{SAT}(Q_4)$ , which is approximately equal to 1.4 V.  $V_{OSC}$  is calculated by following equation:

$$V_{OSC} = 5 \cdot \left[ 1 - \exp\left(-\frac{1}{C_{OSC} \cdot R1}\right) \right] - \cdots (1).$$

Assuming that  $V_{OSC}$  = 1.4 V (t = t<sub>1</sub>) and = 2.85 V (t = t<sub>2</sub>), and given that  $C_{OSC}$  is the external capacitance connected to pin (4) and R1 is an on-chip 10 k $\Omega$  resistor, the OSC frequency is calculated as follows:

$$t_1 = -\text{Cosc} \cdot \text{R1} \cdot \ell \, \text{n} \, \left(1 - \frac{1.4}{5}\right) - \cdots$$
 (2),

$$t_2 = -C_{OSC} \cdot R1 \cdot \ell n \left(1 - \frac{2.85}{5}\right) - \dots (3),$$

$$f_{OSC} = \frac{1}{t_2 - t_1} = \frac{1}{C_{OSC} \ (R1 \cdot \ell \, n \ (1 - \frac{1.4}{5}) - R1 \cdot \ell \, n \ (1 - \frac{2.85}{5}))}$$

$$= \frac{1}{5.15 \cdot \mathrm{Cosc}} \, (\mathrm{kHz}) (\mathrm{Cosc} : \mu \mathrm{F}) \, .$$

6 2005-08-04

#### ENABLE AND RESET FUNCTION AND MO SIGNAL




Figure 1: 1-2 phase drive mode (M1: H, M2: L)

The  $\overline{\text{ENABLE}}$  signal at High level disables only the output signals. Internal logic functions proceed in accordance with input clock signals and without regard to the  $\overline{\text{ENABLE}}$  signal. Therefore output current is initiated by the timing of the internal logic circuit after release of disable mode. Figure 1 shows the  $\overline{\text{ENABLE}}$  functions for when 1-2 phase drive is selected for the system.




Figure 2: 1-2 phase drive mode (M1: H, M2: L)

The RESET signal at Low level not only turns off the output signals but also stops the internal clock functions, while  $\overline{\text{MO}}$  (Monitor Output) signals are set to low. Output signals are initiated from the initial point after release of  $\overline{\text{RESET}}$  (High), as shown in Figure 2.  $\overline{\text{MO}}$  signals can be used as rotation and initial signals for stable rotation checking.

#### **FUNCTION**

		MODE			
CK1	CK2	CW / CCW	RESET	ENABLE	MODE
	Н	L	Н	L	cw
Л	L	L	Н	L	INHIBIT (Note)
Н	4	L	Н	L	CCW
L	Ц	L	Н	L	INHIBIT (Note)
	Н	Н	Н	L	CCW
П	L	Н	Н	L	INHIBIT (Note)
Н	4	Н	Н	L	cw
L		Н	Н	L	INHIBIT (Note)
Х	Х	Х	L	L	RESET
Х	Х	Х	Х	Н	Z

#### **INITIAL MODE**


EXCITATION MODE	A PHASE CURRENT	B PHASE CURRENT
2-Phase	100%	-100%
1-2- Phase	100%	0%
W1-2-Phase	100%	0%
2W1-2-Phase	100%	0%

Z: High Impedance


X: Don't Care

INF	PUT	MODE		
M1	M2	(EXCITATION)		
L	L	2-Phase		
Н	L	1-2-Phase		
L	Н	W1-2-Phase		
Н	Н	2W1-2-Phase		


# 2-PHASE EXCITATION (M1: L, M2: L, CW MODE)




# 1-2-PHASE EXCITATION (M1: H, M2: L, CW MODE)



# W1-2-PHASE EXCITATION (M1: L, M2: H, CW MODE)



## 2W1-2-PHASE EXCITATION (M1: H, M2: H, CW MODE)



## MAXIMUM RATINGS (Ta = 25°C)

CHARACTER	RISTIC	SYMBOL	RATING	UNIT
Supply Voltage		V <sub>CC</sub>	5.5	V
Output Voltage		V <sub>M</sub>	40	V
Output Current	PEAK	IO (PEAK)	2.5	Α
Output Current	AVE	I <sub>O</sub> (AVE.)	1.5	^
MO Output Current		lo (MO)	±2	mA
Input Voltage		V <sub>IN</sub>	~V <sub>CC</sub>	V
Power Dissipation		PD	5 (Note 1)	W
Power Dissipation		FD	43 (Note 2)	VV
Operating Temperature	Э	T <sub>opr</sub>	-40~85	°C
Storage Temperature		T <sub>stg</sub>	-55~150	°C
Feed Back Voltage		V <sub>NF</sub>	1.0	V

Note 1: No heat sink Note 2: Tc = 85°C

## RECOMMENDED OPERATING CONDITIONS (Ta = $-20\sim75$ °C)

CHARACTERISTIC	SYMBOL	TEST CONDITION	MIN	TYP.	MAX	UNIT
Supply Voltage	V <sub>CC</sub>	_	4.5	5.0	5.5	V
Output Voltage	V <sub>M</sub>	_	21.6	24	26.4	V
Output Current	lout	_	_	_	1.5	Α
Input Voltage	V <sub>IN</sub>	_	_	_	V <sub>CC</sub>	V
Clock Frequency	f <sub>CK</sub>	_	_	_	5	kHz
OSC Frequency	f <sub>OSC</sub>	_	15	_	80	kHz

# ELECTRICAL CHARACTERISTICS (Ta = 25°C, V<sub>CC</sub> = 5 V, VM = 24 V)

CHARACTERISTIC		SYMBOL	TEST CIR- CUIT	TEST CONDIT	ION	MIN	TYP.	MAX	UNIT
High Input Voltage		V <sub>IN (H)</sub>		M1, M2, CW / CCW, REF IN		3.5	_	V <sub>CC</sub> + 0.4	V
input voltage	Low	V <sub>IN (L)</sub>	1	ENABLE , CK1, CK2 RESET		GND -0.4	1	1.5	
Input Hysteresis Vo	oltage	V <sub>H</sub>				_	600	_	mV
		I <sub>IN-1 (H)</sub>		M1, M2, REF IN, V <sub>IN</sub> = 5.0	) V	1	_	100	nA
Input Current		I <sub>IN-1 (L)</sub>	1	RESET, ENABLE, V <sub>IN</sub> INTERNAL PULL-UP RE	= 0 V SISTOR	10	50	100	μA
		I <sub>IN-2 (L)</sub>		SOURCE TYPE, V <sub>IN</sub> = 0 V	V	ı	_	100	nA
Quiescent Current V <sub>CC</sub> Terminal		I <sub>CC1</sub>		Output Open, RESET ENABLE (2, 1–2 phase excitation)	: H : L	1	10	18	
		I <sub>CC2</sub>	1	Output Open, RESET: H  ENABLE: L  (W1-2, 2W1-2 phase excitation)		_	10	18	mA
		I <sub>CC3</sub>		RESET : L, ENABLE : H	1	_	5	_	
		I <sub>CC4</sub>		RESET : H, ENABLE : H		_	5	_	
Comparator Reference	High	V <sub>NF (H)</sub>	3	REF IN H Output Open	(Note)	0.72	0.8	0.88	<b>&gt;</b>
Voltage	Low	V <sub>NF (L)</sub>		REF IN L Output Open	(INOIE)	0.45	0.5	0.55	V
Output Differential		ΔVO	_	B / A, C <sub>OSC</sub> = 0.0033 μF, R <sub>NF</sub> = 0.8 Ω		-10	_	10	%
V <sub>NF (H)</sub> - V <sub>NF (L)</sub>		$\Delta V_{NF}$	_	V <sub>NF</sub> (L) / V <sub>NF</sub> (H) C <sub>OSC</sub> = 0.0033 μF, R <sub>NF</sub> = 0.8 Ω		56	63	70	%
NF Terminal Current		I <sub>NF</sub>	_	SOURCE TYPE		_	170	_	μA
Maximum OSC Frequency		fosc (MAX.)	_	_		100	_	_	kHz
Minimum OSC Frequency		fosc (MIN.)	_	_	_		_	10	kHz
OSC Frequency		fosc	_	C <sub>OSC</sub> = 0.0033 μF		25	44	62	kHz
Minimum Clock Pulse Width		tw (CK)	_	_		_	1.0		μs
Output Voltage		V <sub>OH</sub> (MO)	_	I <sub>OH</sub> = -40 μA		4.5	4.9	V <sub>CC</sub>	V
2.7. 2. 2. 2. 2. 2. 2. 2. 2. 2. 2. 2. 2. 2.		V <sub>OL</sub> (MO)		I <sub>OL</sub> = 40 μA		GND	0.1	0.5	V

Note: 2-phase excitation,  $R_{NF}$  = 0.7  $\Omega$ ,  $C_{OSC}$  = 0.0033  $\mu F$ 

## **OUTPUT BLOCK**

СН	ARACTER	RISTIC		SYMBOL	TEST CIR- CUIT	TEST CONDITION		MIN	TYP.	MAX	UNIT	
Upper Side		V <sub>SAT U1</sub>		I <sub>OUT</sub> = 1.5 A		_	2.1	2.8				
	Lo	ower Sid	le	V <sub>SAT L1</sub>		1001 - 1.5 A		_	1.3	2.0		
Output Saturation	U	pper Sid	le	V <sub>SAT U2</sub>	4	I <sub>OUT</sub> = 0.8 A		١	1.8	2.2	V	
Voltage		ower Sid	le	V <sub>SAT L2</sub>	7	1001 - 0.0 A		١	1.1	1.5		
	U	pper Sid	le	V <sub>SAT U3</sub>		I <sub>OUT</sub> = 2.5 A		-	2.5	3.0		
	Lo	ower Sid	le	V <sub>SAT L3</sub>		Pulse width 30 ms		_	1.8	2.2		
	U	pper Sid	le	V <sub>F U1</sub>		I = 1 E A		_	2.0	3.0		
Diode Forward	Lo	ower Sid	le	V <sub>F L1</sub>	E	I <sub>OUT</sub> = 1.5 A  I <sub>OUT</sub> = 2.5 A  Pulse width 30 ms		_	1.5	2.1	, <b>l</b>	
Voltage	U	pper Sid	le	V <sub>F U2</sub>	5			_	2.5	3.3	- V	
	Lo	ower Sid	le	V <sub>F L2</sub>				_	1.8	2.5		
Output Da	Output Dark Current		I <sub>M1</sub>		2	ENABLE : "H" Level, Output Open RESET : "L" Level		_	_	50	μΑ	
(A + B Cha				I <sub>M2</sub>	2	ENABLE: "L" Level Output Open RESET: "H" Level		_	8	15	mA	
	2W1-2φ	W1-2φ	1-2φ			$\theta = 0$		_	100	_		
	2W1-2φ	_	_			θ = 1 / 8		_	100	_	%	
	2W1-2φ	W1-2φ	-			θ = 2 / 8	REF IN : H	86	91	96		
A-B	2W1-2φ	_	-			θ = 3 / 8	$R_{NF} = 0.8$	78	83	88		
Chopping	2W1-2φ	W1-2φ	1-2φ	VECTOR	_	θ = 4 / 8	$\Omega$ $C_{OSC} =$	66.4	71.4	76.4		
Current (Note)	2W1-2φ	_	_	VECTOR		θ = 5 / 8	0.0033 μF	50.5	55.5	60.5		
	2W1-2φ	W1-2φ	_			θ = 6 / 8	1	35	40	45		
	2W1-2φ	_	_			θ = 7 / 8		15	20	25		
	2 Phase Excitation Mode VECTOR				_	1	_	100	_			

Note: Maximum current ( $\theta = 0$ ): 100%

 $\begin{array}{lll} 2W1\text{--}2\phi: 2W1\text{--}2\text{--phase excitation mode} \\ W1\text{--}2\phi & : W1\text{--}2\text{--phase excitation mode} \\ 1\text{--}2\phi & : 1\text{--}2\text{--phase excitation mode} \end{array}$ 


Cŀ	CHARACTERISTIC				TEST CIR- CUIT	TEST CO	NDITION	MIN	TYP.	MAX	UNIT
2W1-2		W1-2φ	1-2φ			$\theta = 0$		_	100	_	
	2W1−2¢	_	_			θ = 1 / 8		_	100	_	
	2W1−2¢	W1-2φ	_			θ = 2 / 8		86	91	96	
A-B	2W1−2¢	_	_			θ = 3 / 8	REF IN : H R <sub>NF</sub> = $0.8 \Omega$	78	83	88	
Chopping Current	2W1−2¢	W1-2φ	1-2φ	VECTOR	_	θ = 4 / 8	C <sub>OSC</sub> = 0.0033 µF	66.4	71.4	76.4	%
(Note)	2W1−2¢	·   -	_			θ = 5 / 8	μ.	50.5	55.5	60.5	
	2W1−2¢	W1-2φ	_			θ = 6 / 8		35	40	45	
	2W1−2¢	·   -	_			θ = 7 / 8		15	20	25	
	2 Phas	e Excitatio R	n Mode			_	-	_	100	_	
						Δθ = 0 / 8 - 1 / 8		_	0	_	
						Δθ = 1 / 8 - 2 / 8	REF IN : H	32	72	112	mV
						Δθ = 2 / 8 - 3 / 8		24	64	104	
Feed Back	Voltage S	Step		$\Delta V_{NF}$	ΔV <sub>NF</sub> —	Δθ = 3 / 8 - 4 / 8		53	93	133	
					Δθ = 4 / 8 - 5 / 8	0.0033 μF	87	127	167	-	
					Δθ = 5 / 8 - 6 / 8		84	124	164		
						Δθ = 6 / 8 - 7 / 8	3	120	160	200	
				t <sub>r</sub>		R <sub>L</sub> = 2 Ω, V <sub>NF</sub> =	0 V,	_	0.3	_	
				t <sub>f</sub>		C <sub>L</sub> = 15 pF		_	2.2	_	-
				t <sub>pLH</sub>		CK~Output		_	1.5	_	
				t <sub>pHL</sub>				1	2.7	-	
Output T <sub>r</sub> S	witching	Charactori	etice	t <sub>pLH</sub>	7	OSC~Output		_	5.4	_	116
Output 1 <sub>7</sub> 3	witching	Characten	Silcs	t <sub>pHL</sub>	] ′	OSCSOutput		1	6.3	1	- µs -
				t <sub>pLH</sub>		RESET ~Output		_	2.0		
				t <sub>pHL</sub>		RESET *Output		_	2.5	_	
				t <sub>pLH</sub>		ENABLE ~Outpo	ut		5.0		
			t <sub>pHL</sub>		LIVADLE "Outpi	ut	_	6.0	_		
Output Leal	kage	Jpper Side	·	Гон	6	\/ = 30 \/		_	_	50	μA
Current	Ī	ower Side	<del></del>	l <sub>OL</sub>		V <sub>M</sub> = 30 V		_	-	50	μA

Note: Maximum current ( $\theta = 0$ ): 100%


 $\begin{array}{lll} 2W1\text{--}2\phi:\ 2W1\text{--}2\text{--phase excitation mode} \\ W1\text{--}2\phi & :\ W1\text{--}2\text{--phase excitation mode} \\ 1\text{--}2\phi & :\ 1\text{--}2\text{--phase excitation mode} \end{array}$ 

## **TEST CIRCUIT 1**

 $V_{IN\ (H),\ (L),\ I_{IN\ (H),\ (L)}}$ 




# TEST CIRCUIT 2 I<sub>CC</sub>, I<sub>M</sub>




#### **TEST CIRCUIT 3**

V<sub>NF</sub> (H), (L)




## TEST CIRCUIT 4 V<sub>CE</sub> (SAT) UPPER SIDE, LOWER SIDE




Note: Calibrate Io to 1.5 A / 0.8 A by R<sub>L</sub>


# TEST CIRCUIT 5 $V_{\text{FU}}, V_{\text{FL}}$





# TEST CIRCUIT 6 I<sub>OH</sub>, I<sub>OL</sub>




# AC ELECTRICAL CHARACTERISTICS, MEASUREMENT WAVE CK (OSC)-OUT








# OUTPUT CURRENT VECTOR ORBIT (normalized to 90° per step)



θ	ROTATIO	N ANGLE	VECTOR LENGTH			
Ð	IDEAL	TA8435H/HQ	IDEAL	IDEAL TA8435		
90	0°	0°	100	100.00	_	
θ1	11.25°	11.31°	100	101.98	_	
θ2	22.5°	23.73°	100	99.40	_	
θ3	33.75°	33.77°	100	99.85	_	
θ4	45°	45°	100	100.97	141.42	
θ5	56.25°	56.23°	100	99.85	_	
θ6	67.5°	66.27°	100	99.40	_	
θ7	78.75°	78.69°	100	101.98	_	
θ8	90°	90°	100	100.00	_	
			1-2 / W1-2 / 2	W1-2-Phase	2-Phase	

19 2005-08-04

#### **APPLICATION CIRCUIT**



- Note 1: A Schottky diode (3GWJ42) for preventing punch-through current should also be connected between each output (pin 16 / 19 / 20 / 23).
- Note 2: The GND pattern should be laid out at one point to prevent common impedance.
- Note 3: A capacitor for noise suppression should be connected between the power supply  $(V_{CC}, V_M)$  and GND to stabilize operation.
- Note 4: Utmost care is necessary in the design of the output, V<sub>M</sub> and GND lines since the IC may be destroyed by short–circuiting between outputs, air contamination faults, or faults due to improper grounding.

#### When using TA8435H/HQ

#### 0. Introduction

The TA8435H/HQ controls the PWM to set the stepping motor winding current to a constant current. The device is a micro-step driver IC used to drive the stepping motor efficiently at low vibration.

#### 1. Micro-step drive


The TA8435H/HQ drives the stepping motor in micro steps with a maximum resolution of 1/8 of the 2-phase stepping angle (in 2W1-2-phase mode).

In micro step operation, A-phase and B-phase current levels are set inside the IC so that the composite vector size and the rotation angle are even. Just inputting clock signals rotates the stepping motor in micro steps.

#### 2. PWM control and output current setting

#### (1) Output current path (PWM control)

The TA8435H/HQ controls the PWM by turning the upper power transistor on and off. Here, current flows as shown in the figure below.



#### (2) Setting of output current by REF-IN input and current detection resistor

The motor current (maximum current for micro-step drive) IO is set as shown in the following equation, using REF-IN input and the external current detection resistor RNF.

```
\begin{split} & \text{IO} = \text{V}_{\text{REF}} / \text{RNF} \\ & \text{where,} \\ & \text{REF-IN} = \text{High,} \\ & \text{REF-IN} = \text{Low,} \end{split} \qquad \begin{aligned} & \text{V}_{\text{REF}} = 0.8 \text{ V} \\ & \text{V}_{\text{REF}} = 0.5 \text{ V} \end{aligned}
```

#### 3. Logic control


#### (1) Clock input for rotation direction control

To switch rotation between forward and reverse, there are two types of clock input: one-clock input and two-clock input.

#### (a) One-clock input

One clock pin, CK1 or CK2, is used for clock input. In this case, rotation is switched between forward or reverse using a CW or CCW signal.


<Input signal example: 1-2-phase mode>



#### (b) Two-clock input

Both clock pins, CK1 and CK2, are used for clock input. Switching between CK1 and CK2 controls forward and reverse rotation.

<Input signal example: 1-2-phase mode>



#### (2) Mode setting

Setting M1 and M2 selects one of the following modes: 2-phase, 1-2-phase, W1-2-phase, and 2W1-2-phase modes.

#### (3) Monitor (MO) output

The product supports the use of monitor output to monitor the current waveform location.

For 2-phase mode, the  $\overline{\text{MO}}$  output is Low if the timing of the A-phase current = 100% and that of the B-phase current = -100%.

For 1-2-phase, W1-2-phase, or 2W1-2-phase mode, the  $\overline{MO}$  output is Low if the timing of the A-phase current = 100% and that of the B-phase current = 0%.

#### (4) Reset pin

The product supports the use of reset input to reset the internal counter.

Setting RESET to Low resets the internal counter, forcing the output current to the same value as that when the  $\overline{\text{MO}}$  output is Low.

#### (5) Phase mode switching

To avoid step changing during motor rotation, the current must not fluctuate at phase mode switching. Pay attention to the following points.


- (a) During switching between 2-phase and other phase modes, the current fluctuates.
- (b) When switching between phase modes other than 2-phase, the current can be switched without fluctuation if the timing of  $\overline{MO}$  output = Low.

However, when switching as follows, set RESET to Low beforehand:

from 1-2-phase to W1-2-phase or 2W1-2-phase mode;

from W1-2-phase to 2W1-2-phase mode.

#### <Example of Input Signal>



#### 4. PWM oscillation frequency (external capacitor setting)

An external capacitor connected to the OSC pin is used to generate internally a sawtooth waveform. PWM is controlled using this frequency.

Toshiba recommend 3300 pF for the capacitance, taking variations between ICs into consideration.

#### 5. External Schottky diode

A parasitic diode can be supported on the lower side of the output. When PWM is controlled, current flows to this parasitic diode. Unfortunately, this current has the effect of generating punch-through current and micro-step waveform fluctuation. For this reason, be sure to connect a Schottky barrier diode externally.

This external diode can also reduce heat generated in the IC.

#### 6. Power dissipation

The IC power dissipation is determined by the following equation (where the Schottky diode is connected between the output pin and GND):

 $P = V_{CC} \times I_{CC} + VM \times IM + I_{O} (t_{ON} \times V_{SAT} - U + V_{SAT} - L)$ 

 $t_{ON} = T_{ON} / T_S$  (PWM control ON duty).

The higher the ambient temperature, the smaller the power dissipation.

Check the PD-Ta curve, and be sure to design the heat dissipation with a sufficient margin.

#### 7. Heatsink fin processing


The IC fin (rear) is electrically connected to the rear of the chip.


When current flows to the fin, the IC malfunctions.

If there is any possibility of a voltage being generated between the IC GND and the fin, either ground the fin or insulate it.

#### **PACKAGE DIMENSIONS**

HZIP25-P-1.27 Unit: mm





Weight: 9.86 g (typ.)

#### **Notes on contents**

#### 1. Block Diagrams

Some of the functional blocks, circuits, or constants in the block diagram may be omitted or simplified for explanatory purposes.

#### 2. Equivalent Circuits

The equivalent circuit diagrams may be simplified or some parts of them may be omitted for explanatory purposes.

#### 3. Timing Charts

Timing charts may be simplified for explanatory purposes.

#### 4. Maximum Ratings

The absolute maximum ratings of a semiconductor device are a set of specified parameter values that must not be exceeded during operation, even for an instant.

If any of these ratings are exceeded during operation, the electrical characteristics of the device may be irreparably altered, in which case the reliability and lifetime of the device can no longer be guaranteed.

Moreover, any exceeding of the ratings during operation may cause breakdown, damage and/or degradation in other equipment. Applications using the device should be designed so that no maximum rating will ever be exceeded under any operating conditions.

Before using, creating and/or producing designs, refer to and comply with the precautions and conditions set forth in this document.

#### 5. Application Circuits

The application circuits shown in this document are provided for reference purposes only. Thorough evaluation is required in the mass production design phase.

In furnishing these examples of application circuits, Toshiba does not grant the use of any industrial property rights.

#### 6. Test Circuits

Components in test circuits are used only to obtain and confirm device characteristics. These components and circuits are not guaranteed to prevent malfunction or failure in application equipment.

#### Handling of the IC

Ensure that the product is installed correctly to prevent breakdown, damage and/or degradation in the product or equipment.

#### Over-current protection and heat protection circuits

These protection functions are intended only as a temporary means of preventing output short circuits or other abnormal conditions and are not guaranteed to prevent damage to the IC.

If the guaranteed operating ranges of this product are exceeded, these protection features may not operate and some output short circuits may result in the IC being damaged.

The over-current protection feature is intended to protect the IC from temporary short circuits only.

Short circuits persisting over long periods may cause excessive stress and damage the IC. Systems should be configured so that any over-current condition will be eliminated as soon as possible.

#### Counter-electromotive force

When the motor reverses or stops, the effect of counter-electromotive force may cause the current to flow to the power source.

If the power supply is not equipped with sink capability, the power and output pins may exceed the maximum rating.

The counter-electromotive force of the motor will vary depending on the conditions of use and the features of the motor. Therefore make sure there will be no damage to or operational problem in the IC, and no damage to or operational errors in peripheral circuits caused by counter-electromotive force.

#### RESTRICTIONS ON PRODUCT USE

000707EBA

- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No
  responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other
  rights of the third parties which may result from its use. No license is granted by implication or otherwise under
  any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.