T-51-19 CA555, CA555C LM5556

Timers For Timing Delays & Oscillator Applications in Commercial, Industrial & Military Equipment

August 1991

Features

- Accurate Timing from Microseconds Through Hours
- Astable and Monostable Operation
- Adjustable Duty Cycle
- . Output Capable of Sourcing or Sinking up to 200mA
- Output Capable of Driving TTL Devices
- . Normally ON and OFF Outputs
- High-Temperature Stability 0.005%/°C
- Directly Interchangeable with SE555, NE555, MC1555, and MC1455

Applications

- Precision Timing
- Sequential Timing
- Time-Delay Generation
- Pulse Generation
- Pulse-Width and Position Modulation
- Pulse Detector

Description


The CA555 and CA555C are highly stable timers for use in precision timing and oscillator applications. As timers, these monolithic integrated circuits are capable of producing accurate time delays for periods ranging from microseconds through hours. These devices are also useful for astable oscillator operation and can maintain an accurately controlled free-running frequency and duty cycle with only two external resistors and one capacitor.

The circuits of the CA555 and CA555C may be triggered by the falling edge of the wave-form signal, and the output of these circuits can source or sink up to a 200-milliampere current or drive TTL circuits.

The CA555 and CA555C are supplied in standard 8-lead TO-5 style packages (T suffix), 8-lead TO-5 style packages with dual-in-line formed leads (DIL-CAN, S suffix), 8-lead Small Outline package (M suffix), 8-lead dual-in-line plastic packages (MINI-DIP, E suffix), and in chip form (H suffix). These types are direct replacement for industry types in packages with similar terminal arrangements e.g. SE555 and NE555, MC1555 and MC1455, respectively. The CA555 type circuits are intended for applications requiring premium electrical performance. The CA555C type circuits are intended for applications requiring less stringent electrical characteristics.

Functional Diagram **Pinouts** CA555, CA555C, LM555C 8 PIN MINI-DIP CONTROL TOP VIEW 6 2 TRIGGER GND 1 8] V+ TRIGGER 2 7 DISCHARGE OUTPUT 3 6 THRESHOLD RESET CONTROL TO-5 Style Package with Formed Leads CA555, CA555C, LM555C **8 LEAD METAL CAN** TOP VIEW -TAB GND DISCHARGE TRIGGER (2 (B) THRESHOLD CONTROL OUTPUT **(** TO-5 Style Package

8-3





T-51-19

Specifications CA555, CA555C, LM555C

	· ·
Absolute Maximum Ratings Absolute-Maximum Values	Ambient Temperature Range:
DC Supply Voltage 18V	Operating CA55555°C to +125°C
Device Dissipation:	CA555C0°C to +70°C
Up to TA = +55°C 600mW	Storage Temperature Range65°C to +150°C
Above TA = +55°C Derate Linearly 5mW/°C	Lead Temperature (During Soldering): At distance 1/16 ± 1/32in.
•	(1.59 ± 0.79mm) from case for 10s max+265°C

Electrical Characteristics $T_A = +25^{\circ}C$, V+ = 5V to 15V Unless Otherwise Specified

CHARACTERISTICS	TEST CONDITIONS	LIMITS						
		CA555			CA555C			1
		MIN	TYP	MAX	MIN	TYP	MAX	UNITS
DC Supply Voltage, V+		4.5	-	18	4.5	_	16	V
DC Supply Current (Low State), Note 1, I+	V+ = 5V, R _L = ∞	- "	3	5	-	3	6	mA
	V+ = 15V, R _L = ∞	-	10	12	-	10	15	mA
Threshold Voltage, V _{TH}		-	(2/3)V+	-	-	(2/3)V+	-	V
Trigger Voltage	V+ = 5V	1.45	1.67	1.9	-	1.67	-	٧
	V+ = 15V	4.8	5	5.2	-	5	-	v
Trigger Current		-	0.5	-	-	0.5	-	μА
Threshold Current, Note 2, I _{TH}		-	0.1	0.25	-	0.1	0.25	μА
Reset Voltage		0.4	0.7	1.0	0.4	0.7	1.0	V
Reset Current		_	0.1	-	-	0.1	-	mA
Control Voltage Level	V+-5V	2.9	3.33	3.8	2.6	3.33	4	٧
	V+ = 15V	9.6	10	10.4	9	10	11	V
Output Voltage Drop: Low State, VOL	V+ = 5V, I _{SINK} = 5mA		-	- `	-	0.25	0.35	٧
	ISINK = 8mA	-	0.1	0.25	-	-	-	V
	V+ = 15V, I _{SINK} = 10mA		0.1	0.15	-	0.1	0.25	٧
	ISINK = 50mA	-	0.4	0.5	-	0.4	0.75	٧
	ISINK = 100mA	-	2.0	2.2	-	2.0	0.5	٧
	¹ SINK = 200mA		2.5		-	2,5	-	٧
Output Voltage Droop: High State, VOH	V+ = 5V, ISOURCE =100mA	3.0	3.3	-	2.75	3.3	-	٧
	V+ = 15V, SOURCE =100mA	13,0	13.3	-	12.75	13.3	-	٧
	ISOURCE = 200mA	-	12.5	-	-	12.5	-	٧
Timing Error (Monostable):	$R_1, R_2 = 1k\Omega$ to $100k\Omega$, $C = 0.1\mu F$ Tested at V+ = 5V, V+ = 15V	-	0.5	2	-	1	-	%
Frequency Drift with Temperature		-	30	100	-	50	-	p/m/°C
Drift with Supply Voltage		-	0.05	0.2	-	0.1	-	%/∨
Ouput Rise Time, t _r		-	100	-	-	100	-	ns
Ouput Fall Time, tf		-	100	_		100		ns


NOTES:

When the output is in a high state, the DC supply current is typically 1 mA less than the low-state value.

^{2.} The threshold current will determine the sum of the values of R₁ and R₂ to be used in Figure 15 (astable operation); the maximum total R₁ + R₂ = 20M Ω .

T-51-19


CA555, CA555C, LM555C





CA555, CA555C, LM555C


T-51-19



Typical Applications

Reset Timer (Monostable Operation)

Figure 11 shows the CA555 connected as a reset timer. In this mode of operation capacitor C_T is initially held discharged by a transistor on the integrated circuit. Upon closing the "start" switch, or applying a negative trigger pulse to terminal 2, the integral timer flip-flop is "set" and releases the short circuit across C_T which drives the output voltage "high" (relay energized). The action allows the voltage across the capacitor to increase exponentially with the constant $t=R_1C_T$. When the voltage across the capacitor equals 2/3 V+, the comparator resets the flip-flop which in turn discharges the capacitor rapidly and drives the output to its low state.



ALL RESISTANCE VALUES ARE IN OHMS

FIGURE 11. RESET TIMER (MONOSTABLE OPERATION)

Since the charge rate and threshold level of the are both directly proportional to V+, the timing interval is relatively independent of supply voltage variations. Typically, the timing varies only 0.05% for a 1V change in V+.

Applying a negative pulse simultaneously to the reset terminal (4) and the trigger terminal (2) during the timing cycle discharges C_T and causes the timing cycle to restart. Momentarily closing only the reset switch during the timing interval discharges C_T, but the timing cycle does not restart.

Figure 12 shows the typical waveforms generated during this mode of operation, and Figure 13 gives the family of time delay curves with variations in R_1 and C_T .

Repeat Cycle Timer (Astable Operation)

Figure 14 shows the CA555 connected as a repeat cycle timer. In this mode of operation, the total period is a function of both R1 and R2.




FIGURE 12. TYPICAL WAVEFORMS FOR RESET TIMER




FIGURE 13. TIME DELAY VS RESISTANCE AND CAPACITANCE




FIGURE 14. REPEAT CYCLE TIMER
(ASTABLE OPERATIONAL)

$$T = 0.693 (R_1 + 2R_2) C_T = t_1 + t_2$$
 where $t_1 = 0.693 (R_1 = R_2) C_T$ and $t_2 = 0.693 (R_2) C_T$ the duty cycle is:


$$\frac{t_2}{t_1 + t_2} = \frac{R_2}{R_1 + 2R_2}$$

Typical waveforms generated during this mode of operation are shown in Figure 15. Figure 16 give the family of curves of free running frequency with variations in the value of (R₁ + 2R₂) and C_T.



SPECIAL ANALOG CIRCUITS CA555, CA555C, LM555C

T-51-19



Top Trace: Output voltage (2V/div. and 0.5 ms/div.)
Bottom Trace: Capacitor voltage (1 V/div. and 0.5 ms/div.)

FIGURE 15. TYPICAL WAVEFORMS FOR REPEAT CYCLE,




FIGURE 16. FREE RUNNING FREQUENCY OF REPEAT CYCLE TIMER WITH VARIATION IN CAPACITANCE AND RESISTANCE