


**N-CHANNEL ENHANCEMENT-MODE SILICON GATE
TMOS POWER FIELD EFFECT TRANSISTOR**


These TMOS Power FETs are designed for low voltage, high speed power switching applications such as switching regulators, converters, solenoid and relay drivers.

- Silicon Gate for Fast Switching Speeds
- Rugged — SOA is Power Dissipation Limited
- Source-to-Drain Diode Characterized for Use With Inductive Loads



**IRF530
IRF531
IRF532
IRF533**

Part Number	V _{DS}	r _{DS(on)}	I _D
IRF530	100 V	0.18 Ω	14 A
IRF531	60 V	0.18 Ω	14 A
IRF532	100 V	0.25 Ω	12 A
IRF533	60 V	0.25 Ω	12 A



STYLE 5:
PIN 1. GATE
2. DRAIN
3. SOURCE
4. DRAIN

- NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION INCH.
3. DIM Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	14.48	15.25	0.570	0.600
B	5.00	5.20	0.200	0.205
C	4.07	4.82	0.160	0.190
D	0.54	0.88	0.020	0.035
F	3.81	3.75	0.150	0.147
G	2.42	2.68	0.095	0.105
H	7.80	8.63	0.310	0.338
J	0.30	0.56	0.014	0.022
K	12.72	14.27	0.500	0.562
L	1.15	1.25	0.045	0.050
M	4.83	5.33	0.190	0.210
Q	2.54	3.04	0.100	0.120
R	1.54	2.25	0.060	0.110
S	1.15	1.25	0.045	0.050
T	5.97	6.47	0.235	0.255
U	0.90	1.27	0.035	0.050
V	1.15	—	0.045	—
Z	—	2.04	—	0.080

TO-220AB

MAXIMUM RATINGS

Rating	Symbol	IRF				Unit
		530	531	532	533	
Drain-Source Voltage	V _{DSS}	100	60	100	60	Vdc
Drain-Gate Voltage (R _{GS} = 1.0 MΩ)	V _{DGR}	100	60	100	60	Vdc
Gate-Source Voltage	V _{GS}	±20				Vdc
Continuous Drain Current T _C = 25°C	I _D	14	14	12	12	Adc
Continuous Drain Current T _C = 100°C	I _D	9.0	9.0	8.0	8.0	Adc
Drain Current — Pulsed	I _{DM}	56	56	48	48	Adc
Total Power Dissipation @ T _C = 25°C Derate above 25°C	P _D	75 0.6				Watts W/°C
Operating and Storage Temperature Range	T _J , T _{stg}	-55 to 150				°C

THERMAL CHARACTERISTICS

Thermal Resistance	R _{θJC} R _{θJA}	1.67 62.5	°C/W
Junction to Case			
Junction to Ambient			
Maximum Lead Temp. for Soldering Purposes, 1/8" from case for 5 seconds	T _L	300	°C

See the MTM12N10 Designer's Data Sheet for a complete set of design curves for this product.



NJ Semi-Conductors reserves the right to change test conditions, parameter limits and package dimensions without notice. Information furnished by NJ Semi-Conductors is believed to be both accurate and reliable at the time of going to press. However, NJ Semi-Conductors assumes no responsibility for any errors or omissions discovered in its use. NJ Semi-Conductors encourages customers to verify that datasheets are current before placing orders.

ELECTRICAL CHARACTERISTICS ($T_C = 25^\circ\text{C}$ unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Drain-Source Breakdown Voltage ($V_{GS} = 0, I_D = 250 \mu\text{A}$)	$V_{(BR)DSS}$	100 60	— —	— —	Vdc
Zero Gate Voltage Drain Current ($V_{GS} = 0 \text{ V}, V_{DS} = \text{Rated } V_{DSS}$) ($V_{GS} = 0 \text{ V}, V_{DS} = 0.8 \text{ Rated } V_{DSS}, T_C = 125^\circ\text{C}$)	I_{DSS}	— —	— —	0.25 1.0	mAdc
Forward Gate-Body Leakage Current ($V_{GS} = 20 \text{ V}, V_{DS} = 0$)	I_{GSSF}	—	—	100	nAdc
Reverse Gate-Body Leakage Current ($V_{GS} = -20 \text{ V}, V_{DS} = 0$)	I_{GSSR}	—	—	-100	nAdc

ON CHARACTERISTICS*					
Gate Threshold Voltage ($V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$)	$V_{GS(th)}$	2.0	—	4.0	Vdc
On-State Drain Current ($V_{DS} = 25 \text{ V}, V_{GS} = 10 \text{ V}$)	$I_{D(on)}$	14 12	— —	— —	Adc
Static Drain-Source On-Resistance ($V_{GS} = 10 \text{ V}, I_D = 8.0 \text{ A}$)	$r_{DS(on)}$	— —	— —	0.18 0.25	Ohm
Forward Transconductance ($V_{DS} = 15 \text{ V}, I_D = 8.0 \text{ A}$)	g_{FS}	4.0	—	—	mhos

DYNAMIC CHARACTERISTICS					
Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0, f = 1.0 \text{ MHz})$	C_{iss}	—	800	pF
Output Capacitance		C_{oss}	—	500	
Reverse Transfer Capacitance		C_{rss}	—	150	

SWITCHING CHARACTERISTICS* ($T_J = 100^\circ\text{C}$)					
Turn-On Delay Time	$V_{DD} = 36 \text{ V}, I_D = 8.0 \text{ A}$ $Z_o = 15 \Omega$	$t_{d(on)}$	—	30	ns
Rise Time		t_r	—	75	
Turn-Off Delay Time		$t_{d(off)}$	—	40	
Fall Time		t_f	—	45	

SOURCE DRAIN DIODE CHARACTERISTICS*					
Forward On-Voltage	$(I_S = \text{Rated } I_D, V_{GS} = 0)$	V_{SD}	2.3	Vdc	
Forward Turn-On Time		t_{on}	Limited by stray inductance		
Reverse Recovery Time		t_{rr}	360	ns	

INTERNAL PACKAGE INDUCTANCE (TO-220)					
Internal Drain Inductance (Measured from the contact screw on tab to center of die) (Measured from the drain lead 0.25" from package to center of die)	L_d	—	3.5 4.5	—	nH
Internal Source Inductance (Measured from the source lead 0.25" from package to source bond pad.)	L_s	—	7.5	—	

*Pulse Test: Pulse Width $\leq 300 \mu\text{s}$, Duty Cycle $\leq 2.0 \%$.

FIGURE 1 — SWITCHING TEST CIRCUIT




FIGURE 2 — SWITCHING WAVEFORMS

