


85-MHz AC-COUPLED
J-K FLIP-FLOPS

MECL II MC1000/1200 series

MC1013
MC1213

Designed for use at clock frequencies to 70 MHz minimum (85 MHz typical). Logic performing inputs (\bar{J} and \bar{K}) are available, as well as dc SET and RESET inputs.

POSITIVE LOGIC



DC Input Loading Factor = 1
DC Output Loading Factor = 25
Power Dissipation = 125 mW typical

- * Any \bar{J} or \bar{K} Input, not used for \bar{C}_D .
- ** \bar{C}_D obtained by connecting one \bar{J} and one \bar{K} input together.

The \bar{J} and \bar{K} inputs refer to logic levels while the \bar{C}_D input refers to dynamic logic swings. The \bar{J} and \bar{K} inputs should be changed to a logical "1" only while the \bar{C}_D input is in a logic "1" state. (\bar{C}_D maximum "1" level = $V_{CC} - 0.6$ V). Clock \bar{C}_D is obtained by tying one \bar{J} and one \bar{K} input together.

RS TRUTH TABLE

Pin No.	R	S	Q^{n+1}
12	2	13	
0	0	Q^n	
0	1	1	
1	0	0	
1	1	N.D.	

All \bar{J} - \bar{K} inputs are static.
N.D. = Not defined

\bar{J}_D \bar{K}_D TRUTH TABLE

Pin No.	\bar{J}_D	\bar{K}_D	Q^{n+1}
*	*	13	
0	1	Q^n	
1	0	1	
1	1	Q^n	


All other \bar{J} - \bar{K} inputs and the R-S inputs are at a "0" level

CLOCKED \bar{J} - \bar{K} TRUTH TABLE

Pin No.	\bar{J}	\bar{K}	\bar{C}_D	Q^{n+1}
*	*	**	13	
ϕ	ϕ	0	Q^n	
0	1	1	1	
1	0	1	0	
1	1	1	Q^n	

All other \bar{J} - \bar{K} inputs and the R-S inputs are at a "0" level.
 ϕ = Either state will result in the desired output.

CIRCUIT SCHEMATIC




Resistor values are nominal.

142

142

MC1013, MC1213 (continued)



ELECTRICAL CHARACTERISTICS

Characteristic	Symbol	Pin Under Test	MC1213 Test Limits						MC1013 Test Limits								
			-55°C		+25°C		+125°C		0°C		+25°C		+75°C		Unit		
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max			
Power Supply Drain Current	I_E	7	-	-	-	-	29	-	-	-	-	-	-	-	-	mAdc	
Input Current	I_{in}	2	-	-	-	-	100	-	-	-	-	-	-	-	-	-	μ Adc
		3	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
		4	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
		5	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
		6	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
		8	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
		9	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
10	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		
11	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		
12	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		
Input Leakage Current	I_R	Inputs*	-	-	-	-	0.2	-	1.0	-	-	-	-	-	-	1.0	μ Adc
Q' Logical "1" Output Voltage ¹	V_{OH}^1	13	-0.990	-0.825	-0.850	-0.700	-0.700	-0.530	Vdc	-0.895	-0.740	-0.850	-0.700	-0.775	-0.615	Vdc	
Q' Logical "0" Output Voltage ¹	V_{OL}^1	13	-1.890	-1.580	-1.800	-1.500	-1.720	-1.380	Vdc	-1.830	-1.525	-1.800	-1.500	-1.760	-1.435	Vdc	
Q Logical "1" Output Voltage ¹	V_{OH}^1	1	-0.990	-0.825	-0.850	-0.700	0.700	-0.530	Vdc	-0.895	-0.740	-0.850	-0.700	-0.775	-0.615	Vdc	
Q Logical "0" Output Voltage ¹	V_{OL}^1	1	-1.890	-1.580	-1.800	-1.500	-1.720	-1.380	Vdc	-1.830	-1.525	-1.800	-1.500	-1.760	-1.435	Vdc	
Q' or Q' Latch Voltage	V_L	2 12	-1.34 -1.34	-1.16 -1.16	-1.21 -1.21	-1.09 -1.09	-1.07 -1.07	-0.93 -0.93	Vdc	-1.25 -1.25	-1.11 -1.11	-1.21 -1.21	-1.09 -1.09	-1.14 -1.14	-1.02 -1.02	Vdc	
Input Toggle Frequency (See Figures 3 & 4)	f_{Tog}	13	-	-	-	70	-	-	-	-	-	-	-	-	-	70	MHz
Sensitivity (No Toggle)	-	1 13	See Figure 1						See Figure 1								
Sensitivity (Toggle)	-	1, 13	See Figure 2						See Figure 2								
Switching Times [ⓐ]			Typ	Max	Typ	Max	Typ	Max		Typ	Max	Typ	Max	Typ	Max		ns
Propagation Delay	t_{6-1}	1	6.0	8.5	6.0	8.5	8.0	10.5	ns	6.0	8.5	6.0	8.5	6.5	9.0	ns	
	t_{1-6}	1	-	-	-	-	7.5	-	-	-	-	-	-	-	-	-	
	t_{8-13}	13	-	-	-	-	8.0	-	-	-	-	-	-	-	-	-	
	t_{13-8}	13	-	-	-	-	7.5	-	-	-	-	-	-	-	-	-	
Rise Time	t_{1-}	1	4.0	7.5	4.0	7.5	5.5	9.5	4.0	7.5	4.0	7.5	5.0	8.0	4.0		
	t_{-13}	13	4.0	7.5	4.0	7.5	5.5	9.5	4.0	7.5	4.0	7.5	5.0	8.0	4.0		
Fall Time	t_{-1}	1	5.0	10	5.0	10	7.5	10	5.0	10	5.0	10	7.5	10	5.0		
	t_{13-}	13	5.0	10	5.0	10	7.5	10	5.0	10	5.0	10	7.5	10	5.0		

* Individually test each input using the pin connections shown.
 1 V_{OH} limits apply (from no load (0 mA) to full load (-2.5 mA).
 ① $V_{in}(set) = V_{OH}$ then $V_{OL}(max)$.
 ② $V_{in}(reset) = V_{OH}$ then $V_{OL}(max)$.
 ③ Input voltage is adjusted to obtain $dV_{in} = dV_{in} - \dots$.
 ④ AC fan-out = 3.

143

@ Test Temperature
 MC1213 } -55°C
 } +25°C
 } +125°C
 MC1013 } 0°C
 } +25°C
 } +75°C

TEST VOLTAGE/CURRENT VALUES						
Vdc ±1.0%						
V _{IL} min to V _{IL} max	V _{IH} min to V _{IH} max	V _{IH} max	V _{EE}	mAdc I _L		
-5.2 to -1.405	-1.165 to -0.625	-	-5.2	2.5		
-5.2 to -1.325	-1.025 to -0.700	-0.700	-5.2	2.5		
-5.2 to -1.205	0.875 to -0.550	-	-5.2	2.5		
-5.2 to -1.350	-1.070 to -0.740	-	-5.2	2.5		
-5.2 to -1.325	-1.025 to -0.700	-0.700	-5.2	2.5		
-5.2 to -1.260	-0.950 to -0.615	-	-5.2	2.5		

TEST VOLTAGE/CURRENT APPLIED TO PINS LISTED BELOW						
V _{IL} min to V _{IL} max	V _{IH} min to V _{IH} max	V _{IH} max	V _{EE}	I _L	dV _{in}	V _{CC} (Gnd)
-	-	-	2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12	-	-	14
-	-	2	3, 4, 5, 6, 7, 8, 9, 10, 11, 12	-	-	14
-	-	3	2, 4, 5, 6, 7, 8, 9, 10, 11, 12	-	-	14
-	-	4	2, 3, 5, 6, 7, 8, 9, 10, 11, 12	-	-	14
-	-	5	2, 3, 4, 6, 7, 8, 9, 10, 11, 12	-	-	14
-	-	6	2, 3, 4, 5, 7, 8, 9, 10, 11, 12	-	-	14
-	-	8	2, 3, 4, 5, 6, 7, 9, 10, 11, 12	-	-	14
-	-	9	2, 3, 4, 5, 6, 7, 8, 10, 11, 12	-	-	14
-	-	10	2, 3, 4, 5, 6, 7, 8, 9, 11, 12	-	-	14
-	-	11	2, 3, 4, 5, 6, 7, 8, 9, 10, 12	-	-	14
-	-	12	2, 3, 4, 5, 6, 7, 8, 9, 10, 11	-	-	14
-	-	-	2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12	-	-	14
"Q" Logical "1" Output Voltage	V _{OH1}	13	2 ⁽¹⁾	3, 4, 5, 6, 7, 8, 9, 10, 11, 12	13	14
"Q" Logical "0" Output Voltage	V _{OL}	13	12 ⁽²⁾	2, 3, 4, 5, 6, 7, 8, 9, 10, 11	-	14
"Q" Logical "1" Output Voltage	V _{OH1}	1	12 ⁽²⁾	2, 3, 4, 5, 6, 7, 8, 9, 10, 11	1	14
"Q" Logical "0" Output Voltage	V _{OL}	1	2 ⁽¹⁾	3, 4, 5, 6, 7, 8, 9, 10, 11, 12	-	14
"Q" or "Q" Latch Voltage	V _L	2	-	3, 4, 5, 6, 7, 8, 9, 10, 11	2 ⁽²⁾	14
-	-	12	-	3, 4, 5, 6, 7, 8, 9, 10, 11	12 ⁽²⁾	14
Input Toggle Frequency (See Figures 3 & 4)	f _{TOX}	13	Pulse In	Pulse Out	V _{EE} = -4.0 Vdc	(+12V)
-	-	1	6, 8	13	2, 3, 4, 5, 7, 8, 10, 11, 12	14
Sensitivity (No Toggle)	-	13	6, 8	13	-	14
Sensitivity (Toggle)	-	1, 13	6, 8	1, 13	-	14
Propagation Delay	t ₆₋₁	1	6	1	2, 3, 4, 5, 7, 9, 10, 11, 12	14
-	t ₁₋₆	1	6	1	-	14
-	t ₈₋₁₃	13	8	13	-	14
-	t ₁₃₋₈	13	8	13	-	14
Rise Time	t ₁₊	1	6	1	-	14
-	t ₁₃₊	13	8	13	-	14
Fall Time	t ₁₋	1	6	1	-	14
-	t ₁₃₋	13	8	13	-	14

144

FIGURE 1 - SENSITIVITY (NO TOGGLE)





FIGURE 2 - SENSITIVITY (TOGGLE)



APPLICATIONS
INFORMATION


The MC1013/MC1213 J-K flip-flop is used in both counter and shift register applications. Typically the flip-flop will shift and toggle at 85 MHz. Flip-flop operation is illustrated by the curves shown on page 2-125. For a complete characterization of the device, refer to Application Note AN-280. Circuit operation is essentially the same as the MC314/MC364 flip-flop which is explained in Application Note AN-244. Due to the four J and four K inputs, many clocked and ripple through counters may be built without additional logic. Figure 5 is a table illustrating the J and K input equations for clocked counters, divide by 3 through 10. Figure 6 is a clocked BCD counter utilizing the logic equations shown in the table.

FIGURE 5 - INPUT EQUATIONS FOR CLOCKED COUNTERS

Divide By:	J _A	K _A	J _B	K _B	J _C	K _C	J _D	K _D
3	B	0	\bar{A}	0
4	0	0	A	A
5	C	0	\bar{A}	\bar{A}	A+B	0
6	0	0	$\bar{A}+C$	\bar{A}	A+B	A
7	BC	0	A	A+C	A+B	B
8	0	0	A	A	A+B	A+B
9	D	0	A	A	A+B	A+B	A+B+C	0
10	0	0	A+D	A	A+B	A+B	A+B+C	A


0 (logic zero) ≤ -1.6 V (pin usually tied to V_{EE}).
All but ÷ 7 may be obtained without additional gating.
All J inputs and all K inputs are ORed together.

FIGURE 6 - CLOCKED BCD COUNTER USING MECL J-K FLIP-FLOPS



MC1013, MC1213 (continued)

FIGURE 7 - TYPICAL TOGGLE FREQUENCY versus VEE



ALL UNUSED INPUTS RETURNED TO V_{EE}.
 V_{EE} = 5.2 V, V_{in} = 800 mV, T_A = 25°C unless otherwise noted.
 - - - - - WORST CASE - - - - - TYPICAL

FIGURE 8 - TYPICAL AND WORST CASE TOGGLE FREQUENCY versus AMBIENT TEMPERATURE




FIGURE 10 - TIME TO DOMINATE




FIGURE 9 - AMPLITUDE versus RISE TIME TO INSURE TOGGLE





FIGURE 11 - PROPAGATION DELAY TIMES, RISE TIME, FALL TIME versus TEMPERATURE



148