

(Rev.1.0)

MITSUBISHI LSIs

M5M417800DJ,TP -5,-6,-7,-5S,-6S,-7S

FAST PAGE MODE 16777216-BIT (2097152-WORD BY 8-BIT) DYNAMIC RAM

DESCRIPTION

This is a family of 2097152-word by 8-bit dynamic RAMS, fabricated with the high performance CMOS process, and is ideal for large-capacity memory systems where high speed, low power dissipation, and low costs are essential.

The use of double-layer metal process combined with twin-well CMOS technology and a single-transistor dynamic storage stacked capacitor cell provide high circuit density at reduced costs. Multiplexed address inputs permit both a reduction in pins and an increase in system densities.

FEATURES

Type name	RAS access time (max.ns)	CAS access time (max.ns)	Address access time (max.ns)	OE access time (max.ns)	Cycle time (min.ns)	Power dissipation (typ.mW)
M5M417800DXX-5,-5S	50	13	25	13	90	655
M5M417800DXX-6,-6S	60	15	30	15	110	540
M5M417800DXX-7,-7S	70	20	35	20	130	475

XX=J,TP



- Standard 28 pin SOJ, 28 pin TSOP
- Single 5V $\pm 10\%$ supply
- Low stand-by power dissipation
 - 2.75mW (Max) ----- CMOS Input level
 - 1.10mW (Max)* ----- CMOS Input level
- Low operating power dissipation
 - M5M417800Dxx- 5,-5S ----- 800.0mW (Max)
 - M5M417800Dxx- 6,-6S ----- 660.0mW (Max)
 - M5M417800Dxx- 7,-7S ----- 580.0mW (Max)
- Self refresh capability*
 - self refresh current ----- 200.0 μ A(Max)
- Fast-page mode, Read-modify-write, RAS-only refresh
- CAS before RAS refresh, Hidden refresh capabilities
 - Early-write mode and OE to control output buffer impedance
- All inputs, output TTL compatible and low capacitance
- 2048 refresh cycles every 32ms (A₀~A₁₀)
 - *Applicable to self refresh version (M5M417800DJ,TP -5S,-6S,-7S : option only)

APPLICATION

Main memory unit for computers, Microcomputer memory, Refresh memory for CRT

PIN DESCRIPTION

Pin Name	Function
A ₀ -A ₁₀	Address Inputs
DQ ₁ -DQ ₈	Data Inputs / Outputs
RAS	Row Address Strobe Input
CAS	Column Address Strobe Input
W	Write Control Input
OE	Output Enable Input
Vcc	Power Supply (+5V)
Vss	Ground (0V)

PIN CONFIGURATION (TOP VIEW)

(Rev.1.0)

MITSUBISHI LSIs

M5M417800DJ,TP -5,-6,-7,-5S,-6S,-7S

FAST PAGE MODE 16777216-BIT (2097152-WORD BY 8-BIT) DYNAMIC RAM

FUNCTION


In addition to normal read, write, and read-modify-write operations, the M5M417800DJ, TP provide a number of

other functions, e.g., fast page mode, $\overline{\text{RAS}}$ only refresh, and delayed-write. The input condition and output state for each mode are shown in Table 1.

Table 1 Input condition and output state for each mode

Operation	Inputs						Input/Output		Refresh	Remark
	RAS	CAS	W	OE	Row address	Column address	Input	Output		
Read	ACT	ACT	NAC	ACT	APD	APD	OPN	VLD	YES	Fast page mode identical
Write (Early write)	ACT	ACT	ACT	DNC	APD	APD	VLD	OPN	YES	
Write (Delayed write)	ACT	ACT	ACT	DNC	APD	APD	VLD	IVD	YES	
Read-modify-write	ACT	ACT	ACT	ACT	APD	APD	VLD	VLD	YES	
$\overline{\text{RAS}}$ -only refresh	ACT	NAC	DNC	DNC	APD	DNC	DNC	OPN	YES	
Hidden refresh	ACT	ACT	NAC	ACT	APD	DNC	OPN	VLD	YES	
Self refresh	ACT	ACT	NAC	DNC	DNC	DNC	DNC	OPN	YES	
CAS before $\overline{\text{RAS}}$ refresh	ACT	ACT	NAC	DNC	DNC	DNC	DNC	OPN	YES	
Standby	NAC	DNC	DNC	DNC	DNC	DNC	DNC	OPN	NO	

Note : ACT : active, NAC : nonactive, DNC : don't care, VLD : valid, IVD : Invalid, APD : applied, OPN : open

BLOCK DIAGRAM

(Rev.1.0)

MITSUBISHI LSIs

M5M417800DJ,TP -5,-6,-7,-5S,-6S,-7S

FAST PAGE MODE 16777216-BIT (2097152-WORD BY 8-BIT) DYNAMIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Ratings	Unit
V _{cc}	Supply voltage	With respect to V _{ss}	-1 ~ 7	V
V _I	Input voltage		-1 ~ 7	V
V _O	Output voltage		-1 ~ 7	V
I _O	Output current		50	mA
P _d	Power dissipation	T _a =25°C	1000	mW
T _{opr}	Operating temperature		0 ~ 70	°C
T _{stg}	Storage temperature		-65 ~ 150	°C

RECOMMENDED OPERATING CONDITIONS (T_a=0 ~ 70°C, unless otherwise noted) (Note 1)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V _{cc}	Supply voltage	4.5	5	5.5	V
V _{ss}	Supply voltage	0	0	0	V
V _{IH}	High-level input voltage, all inputs	2.4		5.5	V
V _{IL}	Low-level input voltage, all inputs	-1.0**		0.8	V

Note 1 : All voltage values are with respect to V_{ss}** : V_{IL}(min.) is -2.0V when undershoot width is less than 25ns.(The width is defined as the period when the voltage level below V_{ss}.)**ELECTRICAL CHARACTERISTICS** (T_a=0 ~ 70 °C, V_{cc}=5V ± 10%, V_{ss}=0V, unless otherwise noted) (Note 2)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
V _{OH}	High-level output voltage	I _{OH} =-5mA	2.4		V _{cc}	V
V _{OL}	Low-level output voltage	I _{OL} =4.2mA	0		0.4	V
I _{oz}	Off-state output current	Q floating 0V ≤ V _{OUT} ≤ 5.5V	-10		10	μA
I _I	Input current	0V ≤ V _{IN} ≤ 5.5V, Other inputs pins=0V	-10		10	μA
I _{cc1} (AV)	Average supply current from V _{cc} operating (Note 3,4)	M5M417800D-5,-5S RAS, CAS cycling t _{RC} =t _{WC} =min. output open			145	mA
		M5M417800D-6,-6S			120	
		M5M417800D-7,-7S			105	
I _{cc2}	Supply current from V _{cc} , stand-by (Note 5)	RAS= CAS = V _{IH} , output open			2	mA
		RAS= CAS ≥ V _{cc} -0.2V, output open			0.5	
I _{cc3} (AV)	Average supply current from V _{cc} refreshing (Note 3)	M5M417800D-5,-5S RAS cycling, CAS= V _{IH} t _{RC} =min. output open			145	mA
		M5M417800D-6,-6S			120	
		M5M417800D-7,-7S			105	
I _{cc4} (AV)	Average supply current from V _{cc} Fast-Page-Mode (Note 3,4)	M5M417800D-5,-5S RAS=V _{IL} , CAS cycling t _{PC} =min. output open			80	mA
		M5M417800D-6,-6S			70	
		M5M417800D-7,-7S			60	
I _{cc6} (AV)	Average supply current from V _{cc} CAS before RAS refresh mode (Note 3)	M5M417800D-5,-5S CAS before RAS refresh cycling t _{RC} =min. output open			145	mA
		M5M417800D-6,-6S			120	
		M5M417800D-7,-7S			105	

Note 2: Current flowing into an IC is positive, out is negative.

3: I_{cc1} (AV), I_{cc3} (AV), I_{cc4} (AV) and I_{cc6} (AV) are dependent on cycle rate. Maximum current is measured at the fastest cycle rate.4: I_{cc1} (AV) and I_{cc4} (AV) are dependent on output loading. Specified values are obtained with the output open.**CAPACITANCE** (T_a=0 ~ 70 °C, V_{cc}=5V ± 10%, V_{ss}=0V, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
C _I (A)	Input capacitance, address inputs	V _I =V _{ss} f=1MHz			5	pF
C _I (CLK)	Input capacitance, clock inputs	V _I =25mVrms			7	pF
C _{I/O}	Input/Output capacitance, data ports				7	pF

(Rev.1.0)

MITSUBISHI LSIs

M5M417800DJ,TP -5,-6,-7,-5S,-6S,-7S

FAST PAGE MODE 16777216-BIT (2097152-WORD BY 8-BIT) DYNAMIC RAM

SWITCHING CHARACTERISTICS (Ta=0 ~70 °C, Vcc=5V ±10%, Vss=0V, unless otherwise noted, see notes 5,12,13)

Symbol	Parameter	Limits						Unit
		M5M417800D-5,-5S		M5M417800D-6,-6S		M5M417800D-7,-7S		
		Min	Max	Min	Max	Min	Max	
tCAC	Access time from CAS (Note 6,7)		13		15		20	ns
tRAC	Access time from RAS (Note 6,8)		50		60		70	ns
tAA	Column address access time (Note 6,9)		25		30		35	ns
tCPA	Access time from CAS precharge (Note 6,10)		30		35		40	ns
tOEa	Access time from OE (Note 6)		13		15		20	ns
tCLZ	Output low impedance time from CAS low (Note 6)	5		5		5		ns
tOFF	Output disable time after CAS high (Note 11)	0	13	0	15	0	15	ns
tOEZ	Output disable time after OE high (Note 11)	0	13	0	15	0	15	ns

Note 5: An initial pause of 500μs is required after power-up followed by a minimum of eight initialization RAS cycles. The initialization cycles should be done either by RAS-Only refresh cycles or by CAS-before-RAS refresh cycles only.

Note the RAS may be cycled during the initial pause. And any 8 RAS or RAS/CAS cycles are required after prolonged periods (greater than 32 ms) of RAS inactivity before proper device operation is achieved.

After the initialization cycles, RAS should be kept either higher than VIHmin or lower than VILmax except RAS transition time.

6: Measured with a load circuit equivalent to 2TTL loads and 100pF.

7: Assumes that t_{RCd} ≥ t_{RCd(max)} and t_{ASC} ≥ t_{ASC(max)}.

8: Assumes that t_{RCd} ≤ t_{RCd(max)} and t_{RAD} ≤ t_{RAD(max)}. If t_{RCd} or t_{RAD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by amount that t_{RCd} exceeds the value shown.

9: Assumes that t_{RAD} ≥ t_{RAD(max)} and t_{ASC} ≤ t_{ASC(max)}.

10: Assumes that t_{CP} ≤ t_{CP(max)} and t_{ASC} ≥ t_{ASC(max)}.

11: t_{OFF(max)} and t_{OEZ(max)} defines the time at which the output achieves the high impedance state (I_{OUT} ≤ ±10 μA) with no reference to V_{OH(min)} or V_{OL(max)}.

TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Refresh, and Fast-Page Mode Cycles)

(Ta=0 ~70 °C, Vcc=5V ± 10%, Vss=0V, unless otherwise noted) (Notes 12,13)

Symbol	Parameter	Limits						Unit
		M5M417800D-5,-5S		M5M417800D-6,-6S		M5M417800D-7,-7S		
		Min	Max	Min	Max	Min	Max	
tREF	Refresh cycle time		32		32		32	ms
tREF*	Refresh cycle time		128		128		128	ms
trp	RAS high pulse width	30		40		50		ns
trcd	Delay time, RAS low to CAS low (Note14)	18	37	20	45	20	50	ns
tcRP	Delay time, CAS high to RAS low	10		10		10		ns
trPC	Delay time, RAS high to CAS low	0		0		0		ns
tCPN	CAS high pulse width	10		10		10		ns
tRAD	Column address delay time from RAS low (Note15)	13	25	15	30	15	35	ns
tASR	Row address setup time before RAS low	0		0		0		ns
tASC	Column address setup time before CAS low (Note16)	0	7	0	10	0	10	ns
tRAH	Row address hold time after RAS low	8		10		10		ns
tCAH	Column address hold time after CAS low	13		15		15		ns
tdZC	Delay time, data to CAS low (Note17)	0		0		0		ns
tdZO	Delay time, data to OE low (Note17)	0		0		0		ns
tcDD	Delay time, CAS high to data (Note18)	13		15		15		ns
tODD	Delay time, OE high to data (Note18)	13		15		15		ns
tT	Transition time (Note19)	1	50	1	50	1	50	ns

Note 12: The timing requirements are assumed t_T = 5ns.

13: V_{IH(min)} and V_{IL(max)} are reference levels for measuring timing of input signals.

14: t_{RCd(max)} is specified as a reference value only to guarantee the valid operation. If t_{RCd} is less than t_{RCd(max)}, access time is controlled by t_{RAC}. If t_{RCd} is greater than t_{RCd(max)}, access time is controlled by t_{CAC} or t_{AA}. t_{RCd(min)} is specified as t_{RCd(min)} = t_{RAH(min)} + 2t_H + t_{ASC(min)}.

15: t_{RAD(max)} is specified as a reference value only to guarantee the valid operation. If t_{RAD} ≥ t_{RAD(max)} and t_{ASC} ≤ t_{ASC(max)}, access time is controlled by t_{AA}.

16: t_{ASC(max)} is specified as a reference value only to guarantee the valid operation. If t_{RCd} ≥ t_{RCd(max)} and t_{ASC} ≥ t_{ASC(max)}, access time is controlled by t_{CAC}.

17: Either t_{DZC} or t_{DZO} must be satisfied.

18: Either t_{CDD} or t_{ODD} must be satisfied.

19: t_T is measured between V_{IH(min)} and V_{IL(max)}.

(Rev.1.0)

MITSUBISHI LSIs

M5M417800DJ,TP -5,-6,-7,-5S,-6S,-7S

FAST PAGE MODE 16777216-BIT (2097152-WORD BY 8-BIT) DYNAMIC RAM

Read and Refresh Cycles

Symbol	Parameter	Limits						Unit
		M5M417800D-5,-5S		M5M417800D-6,-6S		M5M417800D-7,-7S		
		Min	Max	Min	Max	Min	Max	
t _{RC}	Read cycle time	90		110		130		ns
t _{RAS}	RAS low pulse width	50	10000	60	10000	70	10000	ns
t _{CAS}	CAS low pulse width	13	10000	15	10000	20	10000	ns
t _{CSH}	CAS hold time after RAS low	50		60		70		ns
t _{RSH}	RAS hold time after CAS low	13		15		20		ns
t _{RCS}	Read Setup time before CAS low	0		0		0		ns
t _{RCH}	Read hold time after CAS high (Note 20)	0		0		0		ns
t _{RRH}	Read hold time after RAS high (Note 20)	10		10		10		ns
t _{RAL}	Column address to RAS hold time	25		30		35		ns
t _{OCH}	CAS hold time after OE low	13		15		20		ns
t _{ORH}	RAS hold time after OE low	13		15		20		ns

Note 20: Either t_{RCH} or t_{RRH} must be satisfied for a read cycle.**Write Cycle (Early Write and Delayed Write)**

Symbol	Parameter	Limits						Unit
		M5M417800D-5,-5S		M5M417800D-6,-6S		M5M417800D-7,-7S		
		Min	Max	Min	Max	Min	Max	
t _{WC}	Write cycle time	90		110		130		ns
t _{RAS}	RAS low pulse width	50	10000	60	10000	70	10000	ns
t _{CAS}	CAS low pulse width	13	10000	15	10000	20	10000	ns
t _{CSH}	CAS hold time after RAS low	50		60		70		ns
t _{RSH}	RAS hold time after CAS low	13		15		20		ns
t _{WCS}	Write setup time before CAS low (Note 22)	0		0		0		ns
t _{WCH}	Write hold time after $\overline{\text{CAS}}$ low	8		10		10		ns
t _{CWL}	$\overline{\text{CAS}}$ hold time after $\overline{\text{W}}$ low	13		15		20		ns
t _{RWL}	RAS hold time after $\overline{\text{W}}$ low	13		15		20		ns
t _{WP}	Write pulse width	8		10		10		ns
t _{DS}	Data setup time before CAS low or W low	0		0		0		ns
t _{DH}	Data hold time after CAS low or W low	8		10		15		ns
t _{OEH}	OE hold time after W low	13		15		20		ns

(Rev.1.0)

MITSUBISHI LSIs

M5M417800DJ,TP -5,-6,-7,-5S,-6S,-7S

FAST PAGE MODE 16777216-BIT (2097152-WORD BY 8-BIT) DYNAMIC RAM

Read-Write and Read-Modify-Write Cycles

Symbol	Parameter	Limits						Unit
		M5M417800D-5,-5S		M5M417800D-6,-6S		M5M417800D-7,-7S		
		Min	Max	Min	Max	Min	Max	
tRWC	Read write/read modify write cycle time (Note21)	131		155		180		ns
tRAS	RAS low pulse width	91	10000	105	10000	120	10000	ns
tCAS	CAS low pulse width	54	10000	60	10000	70	10000	ns
tCSH	CAS hold time after RAS low	91		105		120		ns
tRSH	RAS hold time after CAS low	54		60		70		ns
tRCS	Read setup time before CAS low	0		0		0		ns
tCWD	Delay time, CAS low to $\overline{W}$ low (Note22)	36		40		45		ns
tRWD	Delay time, RAS low to $\overline{W}$ low (Note22)	73		85		95		ns
tAWD	Delay time, address to $\overline{W}$ low (Note22)	48		55		60		ns
tCWL	CAS hold time after $\overline{W}$ low	13		15		20		ns
tRWL	RAS hold time after $\overline{W}$ low	13		15		20		ns
tWP	Write pulse width	8		10		10		ns
tDS	Data setup time before $\overline{W}$ low	0		0		0		ns
tDH	Data hold time after $\overline{W}$ low	8		10		15		ns
tOE $\overline{H}$	$\overline{OE}$ hold time after $\overline{W}$ low	13		15		15		ns

Note 21: t_{RC} is defined as t_{RC}(min)=t_{RAC}(max)+t_{ODD}(min)+t_{RWL}(min)+t_{RP}(min)+5t_t.

22: t_{CWS}, t_{CWD}, t_{RWD} and t_{AWD} are specified as reference values only. If t_{CWS} ≥ t_{CWS}(min) the cycle is an early write cycle and the

DQ pins will remain high impedance throughout the entire cycle. If t_{CWD} ≥ t_{CWD}(min), t_{RWD} ≥ t_{RWD}(min), t_{AWD} ≥ t_{AWD}(min) and t_{CPWD} ≥ t_{CPWD}(min)

(for fast page mode cycle only), the cycle is a read-modify-write cycle and the DQ will contain the data read from the selected address.

Under conditions other than those specified above (for delayed write), DQ output (at access time and until CAS or OE goes back to V_{IH}) is invalid.

Fast-Page Mode Cycle (Read, Early Write, Read - Write, Read-Modify-Write Cycle) (Note 23)

Symbol	Parameter	Limits						Unit
		M5M417800D-5,-5S		M5M417800D-6,-6S		M5M417800D-7,-7S		
		Min	Max	Min	Max	Min	Max	
tPC	Fast page mode read/write cycle time	35		40		45		ns
tPRWC	Fast page mode read write/read modify write cycle time	76		85		95		ns
tRAS	RAS low pulse width for read write cycle (Note24)	85	125000	100	125000	115	125000	ns
tCP	CAS high pulse width (Note25)	8	12	10	15	10	15	ns
tCPRH	RAS hold time after CAS precharge	30		35		40		ns
tCPWD	Delay time, CAS precharge to W low (Note22)	53		60		65		ns

Note 23: For those timing requirements which are not listed above, parameters of regular cycles are applicable.

24: t_{RAS}(min) is specified as two cycles of CAS input are performed. It is defined as t_{RAS}(min) = t_{CSH}(min) + t_{CP}(min).

25: t_{CP}(max) is specified as a reference value only.

CAS before RAS Refresh Cycle (Note 26)

Symbol	Parameter	Limits						Unit
		M5M417800D-5,-5S		M5M417800D-6,-6S		M5M417800D-7,-7S		
		Min	Max	Min	Max	Min	Max	
tCSR	CAS setup time before RAS low	10		10		10		ns
tCHR	CAS hold time after RAS low	10		10		15		ns
tRSR	Read setup time before RAS low	10		10		10		ns
tRHR	Read hold time after RAS low	10		10		15		ns

Note 26: Eight or more CAS before RAS cycles instead of eight RAS cycles are necessary for proper operation of CAS before RAS refresh mode.

(Rev.1.0)

MITSUBISHI LSIs

M5M417800DJ,TP -5,-6,-7,-5S,-6S,-7S

FAST PAGE MODE 16777216-BIT (2097152-WORD BY 8-BIT) DYNAMIC RAM

SELF REFRESH SPECIFICATIONS

Self refresh devices are denoted by "S" after speed item, like -5S / -6S / -7S. The other characteristics and requirements than the below are same as normal devices.

ELECTRICAL CHARACTERISTICS (Ta=0 ~ 70 °C, Vcc=5V ±10%, Vss=0V, unless otherwise noted) (Note 2)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
ICC8 (AV)	Average supply current from Vcc Slow - Refresh cycle (note 5)	M5M417800D (S) CAS before RAS refresh cycling or RAS cycling & CAS ≤ 0.2V OE&WE ≤ 0.2V or OE&WE ≥ Vcc-0.2V A0 ~ A10 ≤ 0.2V or A0 ~ A10 ≥ Vcc-0.2V tREF=128ms (2048cycles) output = OPEN tRAS=tRASmin. ~1μS			500	μA
ICC9 (AV) *	Average supply current from Vcc Self - Refresh cycle (note 5)	M5M417800D (S) RAS = CAS ≤ 0.2V output = OPEN			200	μA

TIMING REQUIREMENTS (Ta=0 ~70 °C, Vcc=5V ±10%, Vss=0V, unless otherwise noted) (Notes 12,13)


Symbol	Parameter	Limits						Unit
		M5M417800D-5S		M5M417800D-6S		M5M417800D-7S		
		Min	Max	Min	Max	Min	Max	
t _{RASS}	Self Refresh RAS low pulse width	100		100		100		μs
t _{RPS}	Self Refresh RAS high precharge time	90		110		130		ns
t _{CHS}	Self Refresh RAS hold time	- 50		- 50		- 50		ns
t _{RSR}	Read setup time before RAS low	10		10		10		ns
t _{RHR}	Read hold time after RAS low	10		10		15		ns

SELF REFRESH ENTRY & EXIT CONDITIONS**(1) In the case of distributed refresh**

The last / first full refresh cycles (2K) must be made within tNS / tSN before / after self refresh , on the condition that tNS ≤ 32 ms and tSN ≤ 32 ms.

**(2) In the case of burst refresh**

The last / first full refresh cycles (2K) must be made within tNS / tSN before / after self refresh , on the condition that tNS + tSN ≤ 32 ms.



(Rev.1.0)

MITSUBISHI LSIs

M5M417800DJ,TP -5,-6,-7,-5S,-6S,-7S

FAST PAGE MODE 16777216-BIT (2097152-WORD BY 8-BIT) DYNAMIC RAM

TEST Mode SET Cycle (Note 27)


Symbol	Parameter	Limits						Unit
		M5M417800D-5,-5S		M5M417800D-6,-6S		M5M417800D-7,-7S		
		Min	Max	Min	Max	Min	Max	
tWSR	W setup time before RAS low	10		10		10		ns
tWHR	W hold time after RAS low	10		10		15		ns

Note27 : The test mode function is initiated by a $\overline{W}$ and $\overline{CAS}$ before $\overline{RAS}$ cycle (WCBR cycle) as specified in timing diagram.

The test mode function is terminated by either a $\overline{CAS}$ before $\overline{RAS}$ refresh cycle (CBR refresh cycle) or a $\overline{RAS}$ only refresh cycle. During the test mode, the device is internally organized as 16 bits wide (1M bytes depth). Address of CA0 is not required.

During a write cycle, data must be applied to all DQ (input) pins. The data can be different between DQ pins. The data on each DQ pin is written into 2 bits memory cells, respectively. During a read cycle, each DQ (output) pin shows the test result of the 2 bits, respectively. High state indicates that they are same. Low state indicates that they are not same. These high and low outputs are used to determine Pass and Fail respectively.

During the test mode operation, only WCBR cycle can be used to perform refresh.




(Rev.1.0)

MITSUBISHI LSIs

M5M417800DJ,TP -5,-6,-7,-5S,-6S,-7S

FAST PAGE MODE 16777216-BIT (2097152-WORD BY 8-BIT) DYNAMIC RAM


Write Cycle (Early write)

(Rev.1.0)

MITSUBISHI LSIs

M5M417800DJ,TP -5,-6,-7,-5S,-6S,-7S

FAST PAGE MODE 16777216-BIT (2097152-WORD BY 8-BIT) DYNAMIC RAM


RAS-only Refresh Cycle

(Rev.1.0)

MITSUBISHI LSIs

M5M417800DJ,TP -5,-6,-7,-5S,-6S,-7S

FAST PAGE MODE 16777216-BIT (2097152-WORD BY 8-BIT) DYNAMIC RAM


CAS before RAS Refresh Cycle , Slow Refresh Cycle

(Rev.1.0)

MITSUBISHI LSIs

M5M417800DJ,TP -5,-6,-7,-5S,-6S,-7S

FAST PAGE MODE 16777216-BIT (2097152-WORD BY 8-BIT) DYNAMIC RAM

Hidden Refresh Cycle (Read) (Note 29)


Note 29: Early write, delayed write, read write or read modify write cycle is applicable instead of read cycle.
 Timing requirements and output state are the same as that of each cycle shown above.
 And in any cycle, t_{RSR} & t_{RHR} should be satisfied not to enter TEST MODE.

(Rev.1.0)

MITSUBISHI LSIs

M5M417800DJ,TP -5,-6,-7,-5S,-6S,-7S

FAST PAGE MODE 16777216-BIT (2097152-WORD BY 8-BIT) DYNAMIC RAM


Fast Page Mode Read Cycle

(Rev.1.0)

MITSUBISHI LSIs

M5M417800DJ,TP -5,-6,-7,-5S,-6S,-7S

FAST PAGE MODE 16777216-BIT (2097152-WORD BY 8-BIT) DYNAMIC RAM


Fast Page Mode Write Cycle (Early Write)

(Rev.1.0)

MITSUBISHI LSIs

M5M417800DJ,TP -5,-6,-7,-5S,-6S,-7S

FAST PAGE MODE 16777216-BIT (2097152-WORD BY 8-BIT) DYNAMIC RAM


Fast-Page Mode Write Cycle (Delayed Write)

(Rev.1.0)

MITSUBISHI LSIs

M5M417800DJ,TP -5,-6,-7,-5S,-6S,-7S

FAST PAGE MODE 16777216-BIT (2097152-WORD BY 8-BIT) DYNAMIC RAM


Fast Page Mode Read-Write,Read-Modify-Write Cycle

(Rev.1.0)

MITSUBISHI LSIs

M5M417800DJ,TP -5,-6,-7,-5S,-6S,-7S

FAST PAGE MODE 16777216-BIT (2097152-WORD BY 8-BIT) DYNAMIC RAM


Self Refresh Cycle

(Rev.1.0)

MITSUBISHI LSIs

M5M417800DJ,TP -5,-6,-7,-5S,-6S,-7S

FAST PAGE MODE 16777216-BIT (2097152-WORD BY 8-BIT) DYNAMIC RAM

TEST Mode SET Cycle (Note 27)

Note 27 : This cycle can be used for initialized cycle after power-up , however entried into Test Mode.