

April 1988 Revised September 2000

74F160A • 74F162A Synchronous Presettable BCD Decade Counter

General Description

The 74F160A and 74F162A are high-speed synchronous decade counters operating in the BCD (8421) sequence. They are synchronously presettable for applications in programmable dividers. There are two types of Count Enable inputs plus a Terminal Count output for versatility in forming synchronous multistage counters. The F160A has an asynchronous Master Reset input that overrides all other inputs and forces the outputs LOW. The F162A has a Synchronous Reset input that overrides counting and parallel loading and allows all outputs to be simultaneously reset on the rising edge of the clock. The F160A and F162A are high speed versions of the F160 and F162.

Features


- Synchronous counting and loading
- High-speed synchronous expansion
- Typical count rate of 120 MHz


Ordering Code:

1									
	Order Number	Package Number	Package Description						
17	74F160ASC	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow						
17	74F160ASJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide						
17	74F160APC	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide						
17	74F162ASC	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow						
17	74F162APC	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide						

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Connection Diagrams







Logic Symbols 74F160A 74F162A IEEE/IEC CTRDIV10 CTRDIV10 5CT=0 CT=0 М2 CET М2 3CT = 9 G3 3CT = 9 CET G3 CET CEP G4 CEP G4 C5/2,3,4+ C5/2,3,4+ (1) 1,5D (2) Q₁ (4) (4) Q₂ (8) (8) 74F162A 74F160A

Unit Loading/Fan Out

Pin Names	Description	U.L.	Input I _{IH} /I _{IL}	
Pin Names	Description	HIGH/LOW	Output I _{OH} /I _{OL}	
CEP	Count Enable Parallel Input	1.0/1.0	20 μA/-0.6 mA	
CET	Count Enable Trickle Input	1.0/2.0	20 μA/–1.2 mA	
СР	Clock Pulse Input (Active Rising Edge)	1.0/1.0	20 μA/-0.6 mA	
MR (74F160A)	Asynchronous Master Reset Input (Active LOW)	1.0/1.0	20 μA/-0.6 mA	
SR (74F162A)	Synchronous Reset Input (Active LOW)	1.0/2.0	20 μA/–1.2 mA	
P ₀ -P ₃	Parallel Data Inputs	1.0/1.0	20 μA/-0.6 mA	
PE	Parallel Enable Input (Active LOW)	1.0/2.0	20 μA/–1.2 mA	
$Q_0 - Q_3$	Flip-Flop Outputs	50/33.3	−1 mA/20 mA	
TC	Terminal Count Output	50/33.3	−1 mA/20 mA	

Functional Description

The 74F160A and 74F162A count modulo-10 in the BCD (8421) sequence. From state 9 (HLLH) they increment to state 0 (LLLL). The clock inputs of all flip-flops are driven in parallel through a clock buffer. Thus all changes of the Q outputs (except due to Master Reset of the (F160A) occur as a result of, and synchronous with, the LOW-to-HIGH transition of the CP input signal. The circuits have four fundamental modes of operation, in order of precedence: asynchronous reset (F160A), synchronous reset (F162A), parallel load, count-up and hold. Five control inputs-Master Reset (MR, F160A), Synchronous Reset (SR, F162A), Parallel Enable (PE), Count Enable Parallel (CEP) and Count Enable Trickle (CET)—determine the mode of operation, as shown in the Mode Select Table. A LOW signal on MR overrides all other inputs and asynchronously forces all outputs LOW. A LOW signal on SR overrides counting and parallel loading and allows all outputs to go LOW on the next rising edge of CP. A LOW signal on PE overrides counting and allows information on the Parallel Data (Pn) inputs to be loaded into the flip-flops on the next rising edge of CP. With PE and MR (F160A) or SR (F162A) HIGH, CEP and CET permit counting when both are HIGH. Conversely, a LOW signal on either CEP or CET inhibits

The F160A and F162A use D-type edge-triggered flip-flops and changing the \overline{SR} , \overline{PE} , \overline{CEP} and \overline{CET} inputs when the \overline{CP} is in either state does not cause errors, provided that the recommended setup and hold times, with respect to the rising edge of \overline{CP} , are observed.

The Terminal Count (TC) output is HIGH when CET is HIGH and counter is in state 9. To implement synchronous multistage counters, the TC outputs can be used with the CEP and CET inputs in two different ways. Please refer to the F568 data sheet. The TC output is subject to decoding spikes due to internal race conditions and is therefore not recommended for use as a clock or asynchronous reset for flip-flops, counters or registers. In the F160A and F162A decade counters, the TC output is fully decoded and can only be HIGH in state 9. If a decade counter is preset to an illegal state, or assumes an illegal state when power is applied, it will return to the normal sequence within two counts, as shown in the State Diagram.

Logic Equations:

$$\begin{aligned} \text{Count Enable} &= \text{CEP} \times \text{CET} \times \overline{\text{PE}} \\ &\text{TC} &= \text{Q}_0 \times \overline{\text{Q}}_1 \times \overline{\text{Q}}_2 \times \text{Q}_3 \times \text{CET} \end{aligned}$$


Mode Select Table

*SR	PE	CET	CEP	Action on the Rising Clock Edge (৴)
L	Х	Χ	Χ	Reset (Clear)
Н	L	X	Χ	$\begin{aligned} \text{Load } (P_n \to Q_n) \\ \text{Count (Increment)} \end{aligned}$
Н	Н	Н	Н	Count (Increment)
Н	Н	L	Χ	No Change (Hold)
Н	Н	Χ	L	No Change (Hold)


*For 74'F162A only H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial

State Diagram



Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings(Note 1)

$_{to +150^{\circ}C}$ Conditions

 $-55^{\circ}C$ to $+150^{\circ}C$

 $\begin{array}{ll} \mbox{Storage Temperature} & -65\mbox{°C to } +150\mbox{°C} \\ \mbox{Ambient Temperature under Bias} & -55\mbox{°C to } +125\mbox{°C} \\ \end{array}$

 V_{CC} Pin Potential to Ground Pin -0.5V to +7.0V Input Voltage (Note 2) -0.5V to +7.0V Input Current (Note 2) -30 mA to +5.0 mA

Voltage Applied to Output

in HIGH State (with $V_{CC} = 0V$)

Junction Temperature under Bias

 $\begin{array}{ll} \mbox{Standard Output} & -0.5\mbox{V to V}_{\mbox{CC}} \\ \mbox{3-STATE Output} & -0.5\mbox{V to } +5.5\mbox{V} \end{array}$

Current Applied to Output

 $\label{eq:lower_lower} \mbox{in LOW State (Max)} \qquad \mbox{twice the rated I_{OL} (mA)} \\ \mbox{ESD Last Passing Voltage (Min)} \qquad \mbox{4000V}$

Free Air Ambient Temperature 0° C to $+70^{\circ}$ C Supply Voltage +4.5V to +5.5V

Recommended Operating

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics


Symbol	Parameter	Min	Тур	Max	Units	v _{cc}	Conditions
V _{IH}	Input HIGH Voltage	2.0			V		Recognized as a HIGH Signal
V _{IL}	Input LOW Voltage			8.0	V		Recognized as a LOW Signal
V _{CD}	Input Clamp Diode Voltage			-1.2	V	Min	I _{IN} = -18 mA
V _{OH}	Output HIGH 10% V _{CC}	2.5			V	Min	I _{OH} = -1 mA
	Voltage 5% V _{CC}	2.7			V	IVIIII	$I_{OH} = -1 \text{ mA}$
V _{OL}	Output LOW 10% V _{CC}			0.5	V	Min	I _{OL} = 20 mA
	Voltage			0.5	V	IVIIII	10L - 20 111A
I _{IH}	Input HIGH			5.0	μА	Max	V _{IN} = 2.7V
	Current			3.0	μΛ	IVICA	VIN - 2.7 V
I _{BVI}	Input HIGH Current			7.0	μА	Max	V _{IN} = 7.0V
	Breakdown Test			7.0	μΛ	IVICA	VIN = 7.0 V
I _{CEX}	Output HIGH			50	μА	Max	$V_{OUT} = V_{CC}$
	Leakage Current			30	μΛ	IVICA	*001 = *CC
V _{ID}	Input Leakage	4.75			V	0.0	$I_{ID} = 1.9 \mu A$
	Test	4.75				0.0	All Other Pins Grounded
I _{OD}	Output Leakage			3.75	μА	0.0	V _{IOD} = 150 mV
	Circuit Current			3.73	μΑ	0.0	All Other Pins Grounded
I _{IL}	Input LOW			-0.6	mA	Max	$V_{IN} = 0.5V (CP, CEP, P_n, \overline{MR} (F160A))$
	Current			-1.2	mA	Max	$V_{IN} = 0.5V (CET, \overline{SR} (F162A), \overline{PE})$
Ios	Output Short-Circuit Current	-60		-150	mA	Max	V _{OUT} = 0V
I _{CC}	Power Supply Current		37	55	mA	Max	V _O = HIGH

AC Electrical Characteristics


Symbol	Parameter		$T_A = +25$ °C $V_{CC} = +5.0$ V $C_L = 50$ pF	1	v _{cc} =	c to +125°C - +5.0V 50 pF	V _{CC} =	to +70°C +5.0V 50 pF	Units
		Min	Тур	Max	Min	Max	Min	Max	
f _{MAX}	Maximum Count Frequency	90	120		75		80		MHz
t _{PLH}	Propagation Delay, Count	3.5	5.5	7.5	3.5	9.0	3.5	8.5	ns
t _{PHL}	CP to Q _n (PE Input HIGH)	3.5	7.5	10.0	3.5	11.5	3.5	11.0	115
t _{PLH}	Propagation Delay, Load	4.0	6.0	8.5	4.0	10.0	4.0	9.5	ns
t _{PHL}	CP to Q _n (PE Input LOW)	4.0	6.0	8.5	4.0	10.0	4.0	9.5	115
t _{PLH}	Propagation Delay	5.0	10.0	14.0	5.0	16.5	5.0	15.0	ns
t _{PHL}	CP to TC	5.0	10.0	14.0	5.0	15.5	5.0	15.0	115
t _{PLH}	Propagation Delay	2.5	4.5	7.5	2.5	9.0	2.5	8.5	ns
t _{PHL}	CET to TC	2.5	4.5	7.5	2.5	9.0	2.5	8.5	115
t _{PHL}	Propagation Delay MR to Q _n (74F160A)	5.5	9.0	12.0	5.5	14.0	5.5	13.0	ns
t _{PHL}	Propagation Delay MR to TC (74F160A)	4.5	8.0	10.5	4.5	12.5	4.5	11.5	ns


AC Operating Requirements

		T _A = +25°C		T _A = -55°0	C to +125°C	T _A = 0°C to +70°C			
Symbol	Parameter	V _{CC} =	$V_{CC} = +5.0V$		$V_{CC} = +5.0V$		$V_{CC} = +5.0V$		
		Min	Max	Min	Max	Min	Max		
t _S (H)	Setup Time, HIGH or LOW	4.0		5.5		4.0			
$t_S(L)$	P _n to CP (74F160A)	5.0		5.5		5.0		ns	
t _S (H)	Setup Time, HIGH or LOW	5.0				5.0			
$t_S(L)$	P _n to CP (74F162A)	5.0				5.0			
t _H (H)	Hold Time, HIGH or LOW	2.0		2.5		2.0		ns	
t _H (L)	P _n to CP	2.0		2.5		2.0			
t _S (H)	Setup Time, HIGH or LOW	11.0		13.5		11.5			
$t_S(L)$	PE or SR to CP	8.5		10.5		9.5			
t _H (H)	Hold Time, HIGH or LOW	2.0		2.0		2.0		ns	
t _H (L)	PE or SR to CP	0		0		0			
t _S (H)	Setup Time, HIGH or LOW	11.0		13.0		11.5			
$t_S(L)$	CEP or CET to CP	5.0		6.0		5.0		ns	
t _H (H)	Hold Time, HIGH or LOW	0		0		0		ns	
$t_H(L)$	CEP or CET to CP	0		0		0			
t _W (H)	Clock Pulse Width (Load)	5.0		5.0		5.0		ns	
$t_W(L)$	HIGH or LOW	5.0		5.0		5.0		ns	
t _W (H)	Clock Pulse Width (Count)	4.0		5.0		4.0			
$t_W(L)$	HIGH or LOW	6.0		8.0		7.0			
t _W (L)	MR Pulse Width, LOW			5.0				ns	
•••	(74F160A)	5.0	5.0			5.0			
t _{REC}	Recovery Time MR to CP (74F160A)	6.0		6.0		6.0		ns	



16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow Package Number M16A





16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N16E

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.