

## CD4020B, CD4024B, CD4040B Types

### CMOS Ripple-Carry Binary Counter/Dividers

#### High-Voltage Types (20-Volt Rating)

CD4020B - 14 Stage

CD4024B - 7 Stage

CD4040B - 12 Stage

RCA-CD4020B, CD4024B, and CD4040B are ripple-carry binary counters. All counter stages are master-slave flip-flops. The state of a counter advances one count on the negative transition of each input pulse; a high level on the RESET line resets the counter to its all zeros state. Schmitt trigger action on the input-pulse line permits unlimited rise and fall times. All inputs and outputs are buffered.

The CD4020B and CD4040B types are supplied in 16-lead hermetic dual-in-line ceramic packages (D and F suffixes), 16-lead dual-in-line plastic packages (E suffix), 16-lead ceramic flat packages (K suffix), and in chip form (H suffix).


The CD4024B types are supplied in 14-lead hermetic dual-in-line ceramic packages (D and F suffixes), 14-lead dual-in-line plastic packages (E suffix), 14-lead ceramic flat packages (K suffix), and in chip form (H suffix).

#### MAXIMUM RATINGS, Absolute-Maximum Values:


DC SUPPLY-VOLTAGE RANGE, ( $V_{DD}$ ) (Voltages referenced to $V_{SS}$ Terminal)	-0.5 to +20 V
INPUT VOLTAGE RANGE, ALL INPUTS	-0.5 to $V_{DD}$ +0.5 V
DC INPUT CURRENT, ANY ONE INPUT	$\pm 10$ mA
POWER DISSIPATION PER PACKAGE ( $P_D$ ): For $T_A = -40$ to +60°C (PACKAGE TYPE E)	500 mW
For $T_A = +60$ to +85°C (PACKAGE TYPE E)	Derate Linearly at 12 mW/°C to 200 mW
For $T_A = -55$ to +100°C (PACKAGE TYPES D, F, K)	500 mW
For $T_A = +100$ to +125°C (PACKAGE TYPES D, F, K)	Derate Linearly at 12 mW/°C to 200 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR FOR $T_A =$ FULL PACKAGE-TEMPERATURE RANGE (All Package Types)	100 mW
OPERATING-TEMPERATURE RANGE ( $T_A$ ): PACKAGE TYPES D, F, K, H	-55 to +125°C
PACKAGE TYPE E	-40 to +85°C
STORAGE TEMPERATURE RANGE ( $T_{stg}$ )	-65 to +150°C
LEAD TEMPERATURE (DURING SOLDERING): At distance 1/16 ± 1/32 inch (1.59 ± .79 mm) from case for 10 s max.	+265°C

#### TERMINAL ASSIGNMENTS


CD4020B



CD4024B



CD4040B






#### Features:

- Medium-speed operation
- Fully static operation
- Buffered inputs and outputs
- 100% tested for quiescent current at 20 V
- Standardized, symmetrical output characteristics
- Fully static operation
- Common reset
- 5-V, 10-V, and 15-V parametric ratings
- Maximum input current of 1  $\mu$ A at 18 V over full package-temperature range;  
100 nA at 18 V and 25°C
- Noise margin (over full package-temperature range):  
1 V at  $V_{DD} = 5$  V  
2 V at  $V_{DD} = 10$  V  
2.5 V at  $V_{DD} = 15$  V
- Meets all requirements of JEDEC Tentative Standard No. 13A, "Standard Specifications for Description of 'B' Series CMOS Devices"

#### Applications:

- Control counters
- Frequency dividers
- Timers
- Time-delay circuits



## CD4020B, CD4024B, CD4040B Types

**RECOMMENDED OPERATING CONDITIONS at  $T_A = 25^\circ\text{C}$ , Unless Otherwise Specified**  
 For maximum reliability, nominal operating conditions should be selected so that operation  
 is always within the following ranges:

CHARACTERISTIC	V <sub>DD</sub>	Min.	Max.	UNITS
Supply Voltage Range (at $T_A = \text{Full Package-Temperature Range}$ )		3	18	V
Input-Pulse Frequency, $f_\phi$	5 10 15	— — —	3.5 8 12	MHz
Input-Pulse Width, $t_W$	5 10 15	140 60 40	— — —	ns
Input-Pulse Rise or Fall Time, $t_{r\phi}, t_{f\phi}$	5 10 15	Unlimited	—	μs
Reset Pulse Width, $t_W$	5 10 15	200 80 60	—	ns
Reset Removal Time, $t_{REM}$	5 10 15	350 150 100	—	ns




Fig. 1 – Logic diagram for CD4020B.




Fig. 2 – Logic diagram for CD4024B.





Fig. 3 – Logic diagram for CD4040B.



\*ON FIRST STAGE ONLY 92CS-29050R2

Fig. 4 – Detail of typical flip-flop stage.




Fig. 5 – Typical output low (sink) current characteristics.




Fig. 6 – Minimum output low (sink) current characteristics.





Fig. 7 – Typical output high (source) current characteristics.

## CD4020B, CD4024B, CD4040B Types


### STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)						UNITS	
	VO (V)	VIN (V)	VDD (V)	+25			Min.	Typ.	Max.		
				-55	-40	+85	+125				
Quiescent Device Current, IDD Max.	-	0.5	5	5	5	150	150	-	0.04	5	
	-	0.10	10	10	10	300	300	-	0.04	10	
	-	0.15	15	20	20	600	600	-	0.04	20	
	-	0.20	20	100	100	3000	3000	-	0.08	100	
Output Low (Sink) Current, IOL Min.	0.4	0.5	5	0.64	0.61	0.42	0.36	0.51	1	-	
	0.5	0.10	10	1.6	1.5	1.1	0.9	1.3	2.6	-	
	1.5	0.15	15	4.2	4	2.8	2.4	3.4	6.8	-	
Output High (Source) Current, IOH Min.	4.6	0.5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1	-	
	2.5	0.5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	-	
	9.5	0.10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	-	
Output Voltage: Low-Level, VOL Max.	13.5	0.15	15	-4.2	-4	-2.8	-2.4	-3.4	-6.8	-	
	-	0.5	5	0.05			-	0	0.05	V	
	-	0.10	10	0.05			-	0	0.05	V	
Output Voltage: High-Level, VOH Min.	-	0.15	15	0.05			-	0	0.05	V	
	-	0.5	5	4.95			4.95	5	-	V	
	-	0.10	10	9.95			9.95	10	-	V	
Input Low Voltage, VIL Max.	-	0.15	15	14.95			14.95	15	-	V	
	0.5, 4.5	-	5	1.5			-	-	1.5	V	
	1.9	-	10	3			-	-	3	V	
Input High Voltage, VIH Min.	1.5, 13.5	-	15	4			-	-	4	V	
	0.5, 4.5	-	5	3.5			3.5	-	-	V	
	1.9	-	10	7			7	-	-	V	
Input Current, IIN Max.	1.5, 13.5	-	15	11			11	-	-	V	
	-	0.18	18	$\pm 0.1$	$\pm 0.1$	$\pm 1$	$\pm 1$	-	$\pm 10^{-5}$	$\pm 0.1$	$\mu\text{A}$



Dimensions and Pad Layout for CD4020B. Dimensions and pad layout for CD4040B are identical.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid gradations are in mils ( $10^{-3}$  inch).



Dimensions and Pad Layout for CD4024B.

The photographs and dimensions of each CMOS chip represent a chip when it is part of the wafer. When the wafer is separated into individual chips, the angle of cleavage may vary with respect to the chip face for different chips. The actual dimensions of the isolated chip, therefore, may differ slightly from the nominal dimensions shown. The user should consider a tolerance of -3 mils to +16 mils applicable to the nominal dimensions shown.




Fig. 8 - Minimum output high (source) current characteristics.




Fig. 9 - Typical transition time as a function of load capacitance.

## CD4020B, CD4024B, CD4040B Types

**DYNAMIC ELECTRICAL CHARACTERISTICS** at  $T_A = 25^\circ\text{C}$ , Input  $t_i, t_f = 20 \text{ ns}$ ,  
 $C_L = 50 \text{ pF}$ ,  $R_L = 200 \text{ k}\Omega$

CHARACTERISTIC	TEST CONDITIONS	$V_{DD}$ (V)	LIMITS			UNITS	
			Min.	Typ.	Max.		
<b>Input-Pulse Operation</b>							
Propagation Delay Time, $\phi$ to Q <sub>1</sub> Out; $t_{PHL}, t_{PLH}$		5	—	180	360	ns	
		10	—	80	160		
		15	—	65	130		
Q <sub>n</sub> to Q <sub>n+1</sub> ; $t_{PHL}, t_{PLH}$		5	—	100	200	ns	
		10	—	40	80		
		15	—	30	60		
Transition Time, $t_{THL}, t_{TLH}$		5	—	100	200	ns	
		10	—	50	100		
		15	—	40	80		
Minimum Input-Pulse Width, $t_W$		5	—	70	140	ns	
		10	—	30	60		
		15	—	20	40		
Input-Pulse Rise or Fall Time, $t_{r\phi}, t_{f\phi}$		5	Unlimited			\mu s	
		10	Unlimited				
		15	Unlimited				
Maximum Input-Pulse Frequency, $f_\phi$		5	3.5	7	—	MHz	
		10	8	16	—		
		15	12	24	—		
Input Capacitance, $C_I$	Any Input	—	5	7.5	pF		
<b>Reset Operation</b>							
Propagation Delay Time, $t_{PHL}$		5	—	140	280	ns	
		10	—	60	120		
		15	—	50	100		
Minimum Reset Pulse Width, $t_W$		5	—	100	200	ns	
		10	—	40	80		
		15	—	30	60		
Reset Removal Time, $t_{REM}$		5	—	175	350	ns	
		10	—	75	150		
		15	—	50	100		




Fig. 10 – Typical propagation delay time as a function of load capacitance ( $\phi$  to Q<sub>1</sub>).




Fig. 11 – Typical dynamic power dissipation as a function of input pulse frequency for CD4020B.




Fig. 12 – Dynamic power dissipation test circuit for CD4020B.




Fig. 13 – Quiescent device current test circuit.




Fig. 14 – Input voltage test circuits.




Fig. 15 – Input current test circuit.