

Bimos II 8-BIT SERIAL-INPUT, LATCHED DRIVER



ABSOLUTE MAXIMUM RATINGS at 25°C Free-Air Temperature

Output Voltage, V _{OUT}
Input Voltage Range,
V_{IN}
Continuous Output Current,
I _{OUT} 500 mA
Package Power Dissipation,
P _D 2.08 W*
Operating Temperature Range,
T _A 20°C to +85°C
Storage Temperature Range,
T _S 55°C to +150°C
*Derate at the rate of 16.7 mW/°C above $T_A = +25^{\circ}C$
Caution: CMOS devices have input static

protection but are susceptible to damage when exposed to extremely high static electrical charges. A merged combination of bipolar and MOS technology gives these devices an interface flexibility beyond the reach of standard logic buffers and power driver arrays. The UCN5821A has an eight-bit CMOS shift register and CMOS control circuitry, eight CMOS data latches, and eight bipolar current-sinking Darlington output drivers.

BiMOS II devices have much higher data-input rates than the original BiMOS circuits. With a 5 V logic supply, they will typically operate at better than 5 MHz. With a 12 V supply, significantly higher speeds are obtained. The CMOS inputs are compatible with standard CMOS and NMOS logic levels. TTL circuits may require the use of appropriate pull-up resistors. By using the serial data output, the drivers can be cascaded for interface applications requiring additional drive lines.

FEATURES

- To 3.3 MHz Data Input Rate
- CMOS, NMOS, TTL Compatible
- Internal Pull-Down Resistors
- Low-Power CMOS Logic & Latches
- High-Voltage Current-Sink Outputs
- Automotive Capable

Always order by complete part number: UCN5821A .



5821 Bimos II 8-Bit serial-input, Latched driver





Number of Outputs ON (I _{OUT} = 200 mA	Max. Allowable Duty Cycle at Ambient Temperature of								
V _{DD} = 12 V)	25°C	40°C	50°C	60°C	70°C				
8	90%	79%	72%	65%	57%				
7	100%	90%	82%	74%	65%				
6	100%	100%	96%	86%	76%				
5	100%	100%	100%	100%	91%				
4	100%	100%	100%	100%	100%				
3	100%	100%	100%	100%	100%				
2	100%	100%	100%	100%	100%				
1	100%	100%	100%	100%	100%				



115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000 Copyright © 1985, 1995, Allegro MicroSystems, Inc.

5821 Bimos II 8-Bit serial-input, Latched driver

ELECTRICAL CHARACTERISTICS at $T_A = +25^{\circ}C$, $V_{DD} = 5$ V, (unless otherwise specified).

			Limits				
Characteristic	Symbol	Test Conditions	Min.	Max.	Units		
Output Leakage Current	I _{CEX}	V _{OUT} = 50 V	_	50	μA		
		V _{OUT} = 50 V, T _A = +70°C	_	100	μA		
Collector-Emitter	V _{CE(SAT)}	I _{OUT} = 100 mA	_	1.1	V		
Saturation Voltage		I _{OUT} = 200 mA	_	1.3	V		
		I _{OUT} = 350 mA, V _{DD} = 7.0 V	_	1.6	V		
Input Voltage	V _{IN(0)}		_	0.8	V		
	V _{IN(1)}	V _{DD} = 12 V	10.5	_	V		
		V _{DD} = 10 V	8.5	_	V		
		V _{DD} = 5.0 V	3.5	_	V		
Input Resistance	R _{IN}	V _{DD} = 12 V	50	_	kΩ		
		V _{DD} = 10 V	50	_	kΩ		
		V _{DD} = 5.0 V	50	—	kΩ		
Supply Current	I _{DD(ON)}	One Driver ON, V _{DD} = 12 V	_	4.5	mA		
		One Driver ON, V _{DD} = 10 V	_	3.9	mA		
		One Driver ON, V_{DD} = 5.0 V	_	2.4	mA		
	I _{DD(OFF)}	V_{DD} = 5.0 V, All Drivers OFF, All Inputs = 0 V		1.6	mA		
		V _{DD} = 12 V, All Drivers OFF, All Inputs = 0 V	_	2.9	mA		

5821 Bimos II 8-Bit Serial-Input, Latched Driver



TIMING CONDITIONS (V_{DD} = 5.0 V, T_A = +25°C, Logic Levels are V_{DD} and Ground)

Minimum Data Active Time Before Clock Pulse	
(Data Set-Up Time)	75 ns
Minimum Data Active Time After Clock Pulse	
(Data Hold Time)	75 ns
Minimum Data Pulse Width	150 ns
Minimum Clock Pulse Width	150 ns
Minimum Time Between Clock Activation and Strobe	30 ns
Minimum Strobe Pulse Width	100 ns
Typical Time Between Strobe Activation and	
Output Transition	500 ns
	Minimum Data Active Time Before Clock Pulse (Data Set-Up Time) Minimum Data Active Time After Clock Pulse (Data Hold Time) Minimum Data Pulse Width Minimum Clock Pulse Width Minimum Time Between Clock Activation and Strobe Minimum Strobe Pulse Width Typical Time Between Strobe Activation and Output Transition

Serial Data present at the input is transferred to the shift register on the logic "0" to logic "1" transition of the CLOCK input pulse. On succeeding CLOCK pulses, the registers shift data information towards the SERIAL DATA OUTPUT. The SERIAL DATA must appear at the input prior to the rising edge of the CLOCK input waveform.

Information present at any register is transferred to its respective latch when the STROBE is high (serial-to-parallel conversion). The latches will continue to accept new data as long as the STROBE is held high. Applications where the latches are bypassed (STROBE tied high) will require that the ENABLE input be high during serial data entry.

When the ENABLE input is high, all of the output buffers are disabled (OFF) without affecting the information stored in the latches or shift register. With the ENABLE input low, the outputs are controlled by the state of the latches.

Serial	Serial Shift Register Contents		Serial		Latch Contents				Output Contents									
Data Input	Clock Input	I ₁	l ₂	I ₃		I ₈	- Data Output	Data Strobe - Output Input	I ₁	l ₂	I ₃	I ₈	Output Enable	I ₁	I ₂	I ₃		I ₈
Н	Г	н	R_1	R_2		R ₇	R ₇											
L	_	L	R_1	R_2		R ₇	R ₇											
Х	1	R ₁	R_2	R_3		R ₈	R ₈							ĺ				
		Х	Х	Х		Х	Х	L	R ₁	R_2	R_3	R ₈						
		P ₁	P_2	P_3		P ₈	P ₈	Н	P ₁	P_2	P_3	P ₈	L	P ₁	P ₂	P ₃		P ₈
									Х	Х	Х	X	н	Н	Н	Н		Н
														1				

TRUTH TABLE

L = Low Logic Level H = High Logic Level X = Irrelevant P = Present State R = Previous State





Dimensions in Inches

NOTES: 1. Lead thickness is measured at seating plane or below.

2. Lead spacing tolerance is non-cumulative.

3. Exact body and lead configuration at vendor's option within limits shown.

5821 Bimos II 8-BIT SERIAL-INPUT, LATCHED DRIVER

This page intentionally left blank



115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000 5821 Bimos II 8-Bit serial-input, Latched driver

This page intentionally left blank

BiMOS II (Series 5800) ひ DABiC IV (Series 6800) INTELLIGENT POWER INTERFACE DRIVERS SELECTION GUIDE

Function	Output F	Ratings *	Part Number †							
SERIAL-INPUT LATCHED DRIVERS										
8-Bit (saturated drivers)	-120 mA	50 V‡	5895							
8-Bit	350 mA	50 V	5821							
8-Bit	350 mA	50 V‡	5841							
8-Bit	350 mA	80 V‡	5842							
9-Bit	1.6 A	50 V	5829							
10-Bit (active pull-downs)	-25 mA	60 V	5810-F							
12-Bit (active pull-downs)	-25 mA	60 V	5811							
20-Bit (active pull-downs)	-25 mA	60 V	5812-F							
32-Bit (active pull-downs)	-25 mA	60 V	5818-F							
32-Bit	100 mA	30 V	5833							
32-Bit (saturated drivers)	100 mA	40 V	5832							
PARALLEL-INPUT LATCHED DRIVERS	•		1							
4-Bit	350 mA	50 V‡	5800							
8-Bit	-25 mA	60 V	5815							
8-Bit	350 mA	50 V‡	5801							

Unipolar Stepper Motor Translator/Driver1.25 A50 V‡5804Addressable 28-Line Decoder/Driver450 mA30 V6817

* Current is maximum specified test condition, voltage is maximum rating. See specification for sustaining voltage limits. Negative current is defined as coming out of (sourcing) the output.

† Complete part number includes additional characters to indicate operating temperature range and package style.

‡ Internal transient-suppression diodes included for inductive-load protection.

Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the design of its products. Components made under military approvals will be in accordance with the approval requirements. The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringements of patents or other rights of third parties which may result from its use.



115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000