


MC74HC164 8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS

- Wide Operating Voltage Range of 2 V to 6V
- Outputs Can Drive Up To 10 LSTTL Loads
- Low Power Consumption, 80- µ A Max I_{CC}
- Typical t pd =20 ns
- ± 4-mA Output Drive at 5V
- Low Input Current of 1 μ A Max
- AND-Gated (Enable/Disable) Serial Inputs
- Fully Buffered Clock and Serial Inputs
- Direct Clear


Description/ordering information

These 8-bit shift registers feature AND-gated serial inputs and an asynchronous clear (CLR) input. The gated serial (A and B) input permit complete control over incoming data; a low at either input inhibits entry of the new data and resets the first flip-flop to the low level at the next clock (CLK) pulse. A high-level input enables the other input, which then determines the state of the first flip-flop. Data at the serial inputs can be changed while CLK is high or low, provided the minimum setup time requirements are met. Clocking occurs on the low-to-high-level transition of CLK.

MC54HC164...J OR W PACKAGE MC74HC164...AD,N,NS, OR PW PACKAGE (TOP VIEW)



MC54HC164...FK PACKAGE



NC-No Internal connection

ORDERING INFORMATION

	TA	PA	CKAGE†	ORDERABLE	TOP-SIDE
				PARTNUMBER	MARKING
		PDIP –AN	Tube of 25	MC74HC164 AN	MC74HC164 AN
		PDIP –N	Tube of 25	MC74HC164N	MC74HC164N
			Tube of 50	MC74HC164AD	
	to 85	SOIC - D	Reel of 2500	MC74HC164AD	HC164
-40			Reel of 250	MC74HC164DT	
		SOP -NS	Reel of 2000	MC74HC164NSR	HC164
			Tube of 90	MC74HC164PW	
		TSSOP – PW	Reel of 2000	MC74HC164PWR	HC164
			Reel of 250	MC74HC164PWT	
		CDIP – J	Tube of 25	MC54HC164J	MCJ54HC164J
-55	to 125	CFP – W	Tube of 150	MC54HC164W	MCJ54HC164W
		LCCC - FK Tube of 55		MC54HC164FK	MCJ54HC164FK




FUNCTION TABLE

	INP	UTS	OUTPUTS				
CLR	CLK	Α	В	QA	Q _B Q _H		
L	Х	Х	Х	L	L	L	
н	L	X	X	Q _{AO}	Q_{BO}	Q_{HO}	
н	↑	н	Н	Н	$\mathbf{Q}_{\mathbf{A}\mathbf{n}}$	Q_{Gn}	
н	\uparrow	L	X	L	Q_{An}	Q_{Gn}	
Н	↑	X	L	L	Q_{An}	Q_{Gn}	

 Q_{A0} , Q_{B0} , Q_{H0} = the level of Q_A , Q_B , or Q_H , respectively, before the indicated steady-state input conditions were established

 Q_{An} , Q_{Gn} = the level of Q_A or Q_G before the most recent \uparrow transition of CLK: indicates a 1-bit shift


logic diagram (positive logic)



Pin numbers shown are for the AD,J,N,NS, PW, and W packages.



Typical clear, shift, and clear sequence



absolute maximum ratings over operating free-air temperature range (unless otherwise noted) †

Supply voltage range, V _{CC}		5 V to	7 V
Input clamp current, $I_{IK}(V_I < 0 \text{ or } V_I > V_{CC})$ (see N	Note 1)	. ± 20	mΑ
Output clamp current, $I_{OK}(V_O < 0 \text{ or } V_O > V_{CC})$ (see	ee Note 1)	± 20	mΑ
Continuous output current, I_0 ($V_0 = 0$ to V_{CC})		± 25	mΑ
Continuous current through V _{CC} or GND		. ± 50	mΑ
Package thermal impedance, θ_{JA} (see Note 2):	AD package	86	/W
	N package	80	/W
	NS package	76	/W
	PW package	.113	/W
Storage temperature range, T stg	65	to 15	50

†Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7



MC74HC164 8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS

Recommended operating conditions (see Note 3)

				MC54HC164			MC74HC164			
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
V _C C	Supply voltage		2	5	6	2	5	6	V	
		V _{CC} =2V	1.5			1.5				
V _{IH}	High-level input voltage	V _{CC} =4.5V	3.15			3.15			V	
		V _{CC} =6V	4.2			4.2				
		V _{CC} =2V			0.5			0.5		
V _{IL}	Low-level input voltage	V _{CC} =4.5V			1.35			1.35	V	
		V _{CC} =6V			1.8			1.8		
VI	Input voltage		0		V_{CC}	0		V_{CC}	V	
Vo	Output voltage		0		V_{CC}	0		V_{CC}	V	
		V _{CC} =2V			1000			1000		
t / v†	Input transition rise/fall time	V _{CC} =4.5V		•	500			500	ns	
		V _{CC} =6V		•	400			400		
TA	Operating free-air temperature		-55	•	125	-40		85		

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report. Implications of Slow or Floating CMOS Inputs, literature number SCBAOO4.

Electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		VCC	T _A =25			MC54HC164		MC74HC164		UNIT
PARAMETER			VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
			2V	1.9	1.998		1.9		1.9		
		$I_{OH} = -20 \mu A$	4.5V	4.4	4.499		4.4		4.4		
V _{OH}	V _I = V _{IH} or V _I L		6V	5.9	5.999		5.9		5.9		V
		$I_{OH} = -4mA$	4.5V	3.98	4.3		3.7		3.84		
		$I_{OH} = -5.2 \text{mA}$	6V	5.48	5.8		5.2		5.34		
		I _{OL} = 20 μ A	2V		0.002	0.1		0.1		0.1	
			4.5V		0.001	0.1		0.1		0.1	
V _{OL}	V _I = V _{IH} or V _I L		6V		0.001	0.1		0.1		0.1	V
		$I_{OL} = 4mA$	4.5V		0.17	0.26 0.4		0.33			
		$I_{OH} = 5.2 \text{mA}$	6V		0.15	0.26		0.4		0.33	
lı	$V_I = V_{CC}$ or 0		6V		± 0.1	± 100		± 1000		± 1000	nA
Icc	$V_I = V_{CC}$ or 0,	I _O =0	6V			8		160		80	μΑ
C _i		·	2V to 6V		3	10		10		10	pF

[†] If this device is used in the threshold region (from V_{IL} max = 0.5V to V_{IH} min =1.5V), there is a potential to go into the wrong state from induced grounding, causing double clocking. Operating with the inputs at t_t =1000ns and V_{CC} = 2V does not damage the device; however, functionally, the CLK inputs are not ensured while in the shift, count, or toggle operating modes.



MC74HC164 8-BIT PARALLEL-OUT SERIAL SHIFT REGISTERS

Timing requirements over recommended operating free-air temperature range (unless otherwise noted)

			V	T _A :	=25	MC54H	C164AN	МС74НС	164AN	LINUT
			Vcc	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
			2V		6		4.2		5	
f clock Clock frequency		4.5V		31		21		25	MHz	
			6V		36		25		28	
			2V	100		150		125		
		CLR low	4.5V	20		30		25		
4	Dulas duration		6V	17		25		21		ns
t w	Pulse duration	CLK high or low	2V	80		120		100		
			4.5V	16		24		20		
			6V	14		20		18		
		Data	2V	100		150		125		- ns
			4.5V	20		30		25		
	Catua tima hafara CLIKA		6V	17		25		21		
t su	Setup time before CLK↑		2V	100		150		125		
		CLR inactive	4.5V	20		30		25		
			6V	17		25		21		1
			2V	5	•	5		5	•	
t h	Hold time, data after CLK	(↑	4.5V	5		5		5		ns
			6V	5		5		5		

Switching characteristics over recommended operating free-air temperature range, CL = 50pF (unless otherwise noted) (see Figure1)


PARAMETER	FROM	ТО	V		T _A =25	5	MC54H	C164AN	MC74H	C164AN	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
			2V	6	10		4.2		5			
f _{max}			4.5V	31	54		21		25		MHz	
			6V	36	62		25		28		7 !	
	CLR	Any Q	2V		140	205		295		255		
t PHL			4.5V		28	41		59		51	i	
			6V		24	35		51		46	Ns	
	CLK	K Any Q	2V		115	175		265		220	INS	
t _{pd}			4.5V		23	35		53		44		
·			6V		20	30		45		38		
			2V		38	75		110		95	•	
t _t			4.5V		8	15		22		19	ns	
•			6V		6	13		19		16		

Operating characteristics, $T_A = 25$

	PARAMETER	TESTCONDITIONS	TYP	UNIT
C pd	Power dissipation capacitance	No load	135	pF



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and test-fixture capacitance.


- B. Phase relation ships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR $\,$ 1MHz, $Z_O = 50$ $\,$, $t_r = 6$ ns, $t_f = 6$ ns.
- C. For clock inputs, f $_{max}$ is measured when the input duty cycle is 50%.
- D. The outputs are measured one at a time with one input transition per measurement.
- E. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 1. Load Circuit and Voltage Waveforms





J (R -GDIP -T **)

14 LEADS SHOWN



CERAMIC DUAL IN-LINE PACKAGE





4040083/F 03/03


NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cop for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.



W(R-GDFP-F14)

CERAMIC DUAL FLATPACK




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F14 and JEDEC MO-092AB



FK (S-CQCC-N**) 28 TERMINAL SHOWN

LEADLESS CERAMIC CHIP CARRIER



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004.



N (R-PDIP-T**)

16 PINS SHOWN

PLASTIC DUAL-IN-LINE PACKAGE




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- D. The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G14)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0.15).
- D. Falls within JEDEC MS-012 variation AB.



NS(R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.


- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0.15.



PW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.15.
- D. Falls within JEDEC MO-153.