

LM111-N/LM211-N/LM311-N Voltage Comparator

Check for Samples: LM111-N, LM211-N, LM311-N

FEATURES

Operates From Single 5V Supply

Input Current: 150 nA Max. Over Temperature

Offset Current: 20 nA Max. Over Temperature

Differential Input Voltage Range: ±30V

Power Consumption: 135 mW at ±15V

DESCRIPTION

The LM111-N, LM211-N and LM311-N are voltage comparators that have input currents nearly a thousand times lower than devices like the LM106 or LM710. They are also designed to operate over a wider range of supply voltages: from standard ±15V op amp supplies down to the single 5V supply used for IC logic. Their output is compatible with RTL, DTL and TTL as well as MOS circuits. Further, they can drive lamps or relays, switching voltages up to 50V at currents as high as 50 mA.


Both the inputs and the outputs of the LM111-N, LM211-N or the LM311-N can be isolated from system ground, and the output can drive loads referred to ground, the positive supply or the negative supply. Offset balancing and strobe capability are provided and outputs can be wire OR'ed. Although slower than the LM106 and LM710 (200 ns response time vs 40 ns) the devices are also much less prone to spurious oscillations. The LM111-N has the same pin configuration as the LM106 and LM710.

The LM211-N is identical to the LM111-N, except that its performance is specified over a -25°C to +85°C temperature range instead of -55°C to +125°C. The LM311-N has a temperature range of 0°C to +70°C.

Typical Applications

NOTE

Pin connections shown in Schematic Diagram and Typical Applications are for the LMC TO-99 package.



Do Not Ground Strobe Pin. Output is turned off when current is pulled from Strobe Pin.

Figure 1. Offset Balancing

Figure 2. Strobing

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.





Increases typical common mode slew from 7.0V/µs to 18V/µs.

≸ R3 2.0k LM111

Figure 4. Detector for Magnetic Transducer




Figure 3. Increasing Input Stage Current

FROM TTL GATE

*Absorbs inductive kickback of relay and protects IC from severe voltage transients on V++ line. Do Not Ground Strobe Pin.

Figure 6. Relay Driver with Strobe




Figure 5. Digital Transmission Isolator

Do Not Ground Strobe Pin.

Typical input current is 50 pA with inputs strobed off. Pin connections shown in Schematic Diagram and Typical Applications are for the LMC TO-99 package.

Figure 7. Strobing off Both Input and Output **Stages**




Figure 8. Positive Peak Detector






Figure 9. Zero Crossing Detector Driving MOS Logic



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.



Absolute Maximum Ratings for the LM111-N/LM211-N(1)(2)

Total Supply Voltage (V ₈₄)		36V					
Output to Negative Supply Voltage (\	V ₇₄)		50V				
Ground to Negative Supply Voltage (Ground to Negative Supply Voltage (V ₁₄)						
Differential Input Voltage	±30V						
Input Voltage (3)	±15V						
Output Short Circuit Duration	10 sec						
Operating Temperature Range		LM111-N	−55°C to 125°C				
		LM211-N	-25°C to 85°C				
Lead Temperature (Soldering, 10 sec	c)		260°C				
Voltage at Strobe Pin			V ⁺ -5V				
Soldering Information	Dual-In-Line Package	Soldering (10 seconds)	260°C				
	Small Outline Package	Vapor Phase (60 seconds)	215°C				
		Infrared (15 seconds)	220°C				
ESD Rating ⁽⁴⁾			300V				

- (1) Refer to RETS111X for the LM111H, LM111J and LM111J-8 military specifications.
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.
- (3) This rating applies for ±15 supplies. The positive input voltage limit is 30V above the negative supply. The negative input voltage limit is equal to the negative supply voltage or 30V below the positive supply, whichever is less.
- (4) Human body model, 1.5 kΩ in series with 100 pF.

Electrical Characteristics⁽¹⁾ for the LM111-N and LM211-N

Parameter	Conditions	Min	Тур	Max	Units	
Input Offset Voltage (2)	T _A =25°C, R _S ≤50k		0.7	3.0	mV	
Input Offset Current	T _A =25°C		4.0	10	nA	
Input Bias Current	T _A =25°C		60	100	nA	
Voltage Gain	T _A =25°C	40	200		V/mV	
Response Time ⁽³⁾	T _A =25°C		200		ns	
Saturation Voltage	V_{IN} <-5 mV, I_{OUT} =50 mA T_A =25°C		0.75	1.5	V	
Strobe ON Current ⁽⁴⁾	T _A =25°C		2.0	5.0	mA	
Output Leakage Current	$V_{IN} \ge 5$ mV, $V_{OUT} = 35$ V, $T_A = 25$ °C, $I_{STROBE} = 3$ mA			10	nA	
Input Offset Voltage (2)	R _S ≤50 k			4.0	mV	
Input Offset Current ⁽²⁾				20	nA	
Input Bias Current				150	nA	
Input Voltage Range	V ⁺ =15V, V ⁻ =-15V, Pin 7 Pull-Up May Go To 5V	-14.5	13.8-14.7	13.0	V	
Saturation Voltage	V ⁺ ≥4.5V, V ⁻ =0, V _{IN} ≤-6 mV, I _{OUT} ≤8 mA		0.23	0.4	V	
Output Leakage Current	V _{IN} ≥5 mV, V _{OUT} =35V		0.1	0.5	μΑ	
Positive Supply Current	T _A =25°C		5.1	6.0	mA	
Negative Supply Current	T _A =25°C		4.1	5.0	mA	

⁽¹⁾ These specifications apply for V_S=±15V and Ground pin at ground, and −55°C≤T_A≤+125°C, unless otherwise stated. With the LM211-N, however, all temperature specifications are limited to −25°C≤T_A≤+85°C. The offset voltage, offset current and bias current specifications apply for any supply voltage from a single 5V supply up to ±15V supplies.

Submit Documentation Feedback

Copyright © 1999–2013, Texas Instruments Incorporated

⁽²⁾ The offset voltages and offset currents given are the maximum values required to drive the output within a volt of either supply with a 1 mA load. Thus, these parameters define an error band and take into account the worst-case effects of voltage gain and R_S.

⁽³⁾ The response time specified (see definitions) is for a 100 mV input step with 5 mV overdrive.

⁽⁴⁾ This specification gives the range of current which must be drawn from the strobe pin to ensure the output is properly disabled. Do not short the strobe pin to ground; it should be current driven at 3 to 5 mA.



Absolute Maximum Ratings for the LM311-N(1)(2)

Total Supply Voltage (V ₈₄)			36V
Output to Negative Supply Voltage (V ₇₄)			40V
Ground to Negative Supply Voltage (V ₁₄)			30V
Differential Input Voltage			±30V
Input Voltage (3)	±15V		
Power Dissipation (4)	500 mW		
ESD Rating ⁽⁵⁾	300V		
Output Short Circuit Duration	10 sec		
Operating Temperature Range			0° to 70°C
Storage Temperature Range			-65°C to 150°C
Lead Temperature (soldering, 10 sec)			260°C
Voltage at Strobe Pin			V ⁺ -5V
Soldering Information	Dual-In-Line Package	Soldering (10 seconds)	260°C
	Small Outline Package	Vapor Phase (60 seconds)	215°C
		Infrared (15 seconds)	220°C

- (1) "Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not ensure specific performance limits."
- (2) If Military/Aerospace specified devices are required, please contact the Texas Instruments Sales Office/ Distributors for availability and specifications.
- (3) This rating applies for ±15V supplies. The positive input voltage limit is 30V above the negative supply. The negative input voltage limit is equal to the negative supply voltage or 30V below the positive supply, whichever is less.
- (4) The maximum junction temperature of the LM311-N is 110°C. For operating at elevated temperature, devices in the LMC package must be derated based on a thermal resistance of 165°C/W, junction to ambient, or 20°C/W, junction to case. The thermal resistance of the dual-in-line package is 100°C/W, junction to ambient.
- (5) Human body model, 1.5 k Ω in series with 100 pF.

Electrical Characteristics (1) for the LM311-N


Parameter	Conditions	Min	Тур	Max	Units
Input Offset Voltage (2)	T _A =25°C, R _S ≤50k		2.0	7.5	mV
Input Offset Current ⁽²⁾	T _A =25°C		6.0	50	nA
Input Bias Current	T _A =25°C		100	250	nA
Voltage Gain	T _A =25°C	40	200		V/mV
Response Time ⁽³⁾	T _A =25°C		200		ns
Saturation Voltage	$V_{IN} \le -10$ mV, $I_{OUT} = 50$ mA , $T_A = 25$ °C		0.75	1.5	V
Strobe ON Current ⁽⁴⁾	T _A =25°C		2.0	5.0	mA
Output Leakage Current	$V_{IN}\geq 10 \text{ mV}, V_{OUT}=35\text{V T}_A=25^{\circ}\text{C}, \\ I_{STROBE}=3 \text{ mA V}^{-} = \text{Pin 1} = -5\text{V}$		0.2	50	nA
Input Offset Voltage (2)	R _S ≤50K			10	mV
Input Offset Current ⁽²⁾				70	nA
Input Bias Current				300	nA
Input Voltage Range		-14.5	13.8,-14.7	13.0	V
Saturation Voltage	$V^+ \ge 4.5V$, $V^- = 0$, $V_{IN} \le -10$ mV, $I_{OUT} \le 8$ mA		0.23	0.4	V
Positive Supply Current	T _A =25°C		5.1	7.5	mA
Negative Supply Current	T _A =25°C		4.1	5.0	mA

- (1) These specifications apply for V_S=±15V and Pin 1 at ground, and 0°C < T_A < +70°C, unless otherwise specified. The offset voltage, offset current and bias current specifications apply for any supply voltage from a single 5V supply up to ±15V supplies.
- (2) The offset voltages and offset currents given are the maximum values required to drive the output within a volt of either supply with 1 mA load. Thus, these parameters define an error band and take into account the worst-case effects of voltage gain and R_S.
- (3) The response time specified (see definitions) is for a 100 mV input step with 5 mV overdrive.
- (4) This specification gives the range of current which must be drawn from the strobe pin to ensure the output is properly disabled. Do not short the strobe pin to ground; it should be current driven at 3 to 5 mA.


Submit Documentation Feedback



Typical Performance Characteristics LM111-N/LM211-N



Input Bias Current



Input Bias Current

V

-0.5

-REFERRED TO SUPPLY VOLTAGES

-1.0

0.4


0.2

V

-55 -35 -15 5 25 45 65 85 105 125

TEMPERATURE (°C)

Figure 14.









Figure 13.







Typical Performance Characteristics LM111-N/LM211-N (continued) Input Bias Current Input Bias Current




















Figure 21.


















Typical Performance Characteristics LM311-N


















Typical Performance Characteristics LM311-N (continued)






Response Time for Various

Input Overdrives

Output Saturation Voltage



Response Time for Various Input Overdrives

TIME (µs)

Figure 32.





Figure 33.

Response Time for Various Input Overdrives




Output Limiting Characteristics 140 120 SHORT CIRCUIT CURRENT (mA) OWER DISSIPATION 100 0.5 80 0.4 60 0.3 CIRCUIT CURRENT 40 0.2 20 0.1 Ω 0 15


Figure 36.


OUTPUT VOLTAGE (V)



Typical Performance Characteristics LM311-N (continued) Supply Current Supply Curr









APPLICATION HINTS

CIRCUIT TECHNIQUES FOR AVOIDING OSCILLATIONS IN COMPARATOR APPLICATIONS


When a high-speed comparator such as the LM111-N is used with fast input signals and low source impedances, the output response will normally be fast and stable, assuming that the power supplies have been bypassed (with $0.1~\mu F$ disc capacitors), and that the output signal is routed well away from the inputs (pins 2 and 3) and also away from pins 5 and 6.

However, when the input signal is a voltage ramp or a slow sine wave, or if the signal source impedance is high (1 $k\Omega$ to 100 $k\Omega$), the comparator may burst into oscillation near the crossing-point. This is due to the high gain and wide bandwidth of comparators like the LM111-N. To avoid oscillation or instability in such a usage, several precautions are recommended, as shown in Figure 40 below.

- 1. The trim pins (pins 5 and 6) act as unwanted auxiliary inputs. If these pins are not connected to a trim-pot, they should be shorted together. If they are connected to a trim-pot, a 0.01 μF capacitor C1 between pins 5 and 6 will minimize the susceptibility to AC coupling. A smaller capacitor is used if pin 5 is used for positive feedback as in Figure 40.
- 2. Certain sources will produce a cleaner comparator output waveform if a 100 pF to 1000 pF capacitor C2 is connected directly across the input pins.
- 3. When the signal source is applied through a resistive network, R_S, it is usually advantageous to choose an R_S' of substantially the same value, both for DC and for dynamic (AC) considerations. Carbon, tin-oxide, and metal-film resistors have all been used successfully in comparator input circuitry. Inductive wirewound resistors are not suitable.
- 4. When comparator circuits use input resistors (eg. summing resistors), their value and placement are particularly important. In all cases the body of the resistor should be close to the device or socket. In other words there should be very little lead length or printed-circuit foil run between comparator and resistor to radiate or pick up signals. The same applies to capacitors, pots, etc. For example, if $R_S=10~k\Omega$, as little as 5 inches of lead between the resistors and the input pins can result in oscillations that are very hard to damp. Twisting these input leads tightly is the only (second best) alternative to placing resistors close to the comparator.
- 5. Since feedback to almost any pin of a comparator can result in oscillation, the printed-circuit layout should be engineered thoughtfully. Preferably there should be a groundplane under the LM111-N circuitry, for example, one side of a double-layer circuit card. Ground foil (or, positive supply or negative supply foil) should extend between the output and the inputs, to act as a guard. The foil connections for the inputs should be as small and compact as possible, and should be essentially surrounded by ground foil on all sides, to guard against capacitive coupling from any high-level signals (such as the output). If pins 5 and 6 are not used, they should be shorted together. If they are connected to a trim-pot, the trim-pot should be located, at most, a few inches away from the LM111-N, and the 0.01 μF capacitor should be installed. If this capacitor cannot be used, a shielding printed-circuit foil may be advisable between pins 6 and 7. The power supply bypass capacitors should be located within a couple inches of the LM111-N. (Some other comparators require the power-supply bypass to be located immediately adjacent to the comparator.)
- 6. It is a standard procedure to use hysteresis (positive feedback) around a comparator, to prevent oscillation, and to avoid excessive noise on the output because the comparator is a good amplifier for its own noise. In the circuit of Figure 41, the feedback from the output to the positive input will cause about 3 mV of hysteresis. However, if R_S is larger than 100 Ω , such as 50 k Ω , it would not be reasonable to simply increase the value of the positive feedback resistor above 510 k Ω . The circuit of Figure 42 could be used, but it is rather awkward. See the notes in paragraph 7 below.
- 7. When both inputs of the LM111-N are connected to active signals, or if a high-impedance signal is driving the positive input of the LM111-N so that positive feedback would be disruptive, the circuit of Figure 40 is ideal. The positive feedback is to pin 5 (one of the offset adjustment pins). It is sufficient to cause 1 to 2 mV hysteresis and sharp transitions with input triangle waves from a few Hz to hundreds of kHz. The positive-feedback signal across the 82 Ω resistor swings 240 mV below the positive supply. This signal is centered around the nominal voltage at pin 5, so this feedback does not add to the V_{OS} of the comparator. As much as 8 mV of V_{OS} can be trimmed out, using the 5 k Ω pot and 3 k Ω resistor as shown.
- 8. These application notes apply specifically to the LM111-N, LM211-N, LM311-N, and LF111 families of comparators, and are applicable to all high-speed comparators in general, (with the exception that not all comparators have trim pins).


Submit Documentation Feedback





Pin connections shown are for LM111H in the LMC hermetic package.

Figure 40. Improved Positive Feedback



Pin connections shown are for LM111H in the LMC hermetic package.

Figure 41. Conventional Positive Feedback




Figure 42. Positive Feedback with High Source Resistance



Typical Applications

(Pin numbers refer to LMC package)






Figure 43. Zero Crossing Detector Driving MOS Switch



*TTL or DTL fanout of two


Figure 44. 100 kHz Free Running Multivibrator



^{*}Adjust for symmetrical square wave time when V_{IN} = 5 mV †Minimum capacitance 20 pF Maximum frequency 50 kHz

Figure 45. 10 Hz to 10 kHz Voltage Controlled Oscillator





*Input polarity is reversed when using pin 1 as output.

Figure 46. Driving Ground-Referred Load





Figure 47. Using Clamp Diodes to Improve Response



*Values shown are for a 0 to 30V logic swing and a 15V threshold.

†May be added to control speed and reduce susceptibility to noise spikes.

Figure 48. TTL Interface with High Level Logic




Figure 49. Crystal Oscillator






Figure 50. Comparator and Solenoid Driver






^{*}Solid tantalum †Adjust to set clamp level

Figure 51. Precision Squarer



*Solid tantalum

Figure 52. Low-Voltage Adjustable Reference Supply



*Solid tantalum

Figure 53. Positive Peak Detector








Figure 54. Zero Crossing Detector Driving MOS Logic



*Solid tantalum

Figure 55. Negative Peak Detector



*R2 sets the comparison level. At comparison, the photodiode has less than 5 mV across it, decreasing leakages by an order of magnitude.

Figure 56. Precision Photodiode Comparator






Figure 57. Switching Power Amplifier





Figure 58. Switching Power Amplifier



Schematic Diagram

NOTEPin connections shown in the schematic diagram are for the LMC package.





Pin Diagrams

Top View





Figure 59. 8-Pin TO-99 See LMC Package



NC 1 1 14 NC 15 NC 17 NC 17 NC 18 NC 19 OUTPUT 18 BALANCE 7 8 STROBE

Top View

Figure 60. 8-Pin CDIP (See NAB Package) 8-Pin SOIC (See D Package) 8-Pin PDIP (See P Package)

Figure 61. 14-Pin CDIP (See J Package) 14-Pin PDIP (See NFF Package)

Top View




Figure 62. LM111W/883, LM111WG/883 10-Pin CLGA (See NAD Package) 10-Pin CLGA (See NAC Package)





REVISION HISTORY

Cł	Changes from Revision D (March 2013) to Revision E							
•	Changed layout of National Data Sheet to TI format	20						





25-Sep-2019

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LM111H	ACTIVE	TO-99	LMC	8	500	TBD	Call TI	Call TI	-55 to 125	(LM111H, LM111H)	Samples
LM111H/NOPB	ACTIVE	TO-99	LMC	8	500	Green (RoHS & no Sb/Br)	Call TI	Level-1-NA-UNLIM	-55 to 125	(LM111H, LM111H)	Samples
LM111J-8	ACTIVE	CDIP	NAB	8	40	TBD	Call TI	Call TI	-55 to 125	LM111J-8	Samples
LM311-MWC	ACTIVE	WAFERSALE	YS	0	1	Green (RoHS & no Sb/Br)	Call TI	Level-1-NA-UNLIM	-40 to 85		Samples
LM311H	ACTIVE	TO-99	LMC	8	500	TBD	Call TI	Call TI	0 to 70	(LM311H, LM311H)	Samples
LM311H/NOPB	ACTIVE	TO-99	LMC	8	500	Green (RoHS & no Sb/Br)	Call TI	Level-1-NA-UNLIM	0 to 70	(LM311H, LM311H)	Samples
LM311M	ACTIVE	SOIC	D	8	95	TBD	Call TI	Call TI	0 to 70	LM 311M	Samples
LM311M/NOPB	ACTIVE	SOIC	D	8	95	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	0 to 70	LM 311M	Samples
LM311MX	ACTIVE	SOIC	D	8	2500	TBD	Call TI	Call TI	0 to 70	LM 311M	Samples
LM311MX/NOPB	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	0 to 70	LM 311M	Samples
LM311N/NOPB	ACTIVE	PDIP	Р	8	40	Green (RoHS & no Sb/Br)	CU SN	Level-1-NA-UNLIM	0 to 70	LM 311N	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.



PACKAGE OPTION ADDENDUM

25-Sep-2019

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 25-Sep-2019

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM311MX	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LM311MX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1

www.ti.com 25-Sep-2019



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LM311MX	SOIC	D	8	2500	367.0	367.0	35.0
LM311MX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0

LMC (O-MBCY-W8)


METAL CYLINDRICAL PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Leads in true position within 0.010 (0,25) R @ MMC at seating plane.
- D. Pin numbers shown for reference only. Numbers may not be marked on package.
- E. Falls within JEDEC MO-002/TO-99.







SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



P (R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated