MOTOROLA SEMICONDUCTOR TECHNICAL DATA

Serial-Input PLL Frequency Synthesizer


Interfaces with Dual-Modulus Prescalers

The MC145158-2 has a fully programmable 14-bit reference counter, as well as fully programmable \div N and \div A counters. The counters are programmed serially through a common data input and latched into the appropriate counter latch, according to the last data bit (control bit) entered.


The MC145158-2 is an improved-performance drop-in replacement for the MC145158-1. Power consumption has decreased and ESD and latch-up performance have improved.


- Low Power Consumption Through Use of CMOS Technology
- 3.0 to 9.0 V Supply Range
- Fully Programmable Reference and ÷ N Counters
- + R Range = 3 to 16383
- ÷ N Range = 3 to 1023
- Dual Modulus Capability; ÷ A Range = 0 to 127
- fy and fR Outputs
- Lock Detect Signal
- Compatible with the Serial Peripheral Interface (SPI) on CMOS MCUs
- "Linearized" Digital Phase Detector
- Single-Ended (Three-State) or Double-Ended Phase Detector Outputs
- Chip Complexity: 6504 FETs or 1626 Equivalent Gates


MC145158-2



BLOCK DIAGRAM







PLCC PACKAGE

PIN DESCRIPTIONS


INPUTS

fin-Frequency Input

Input frequency from VCO output. A rising edge signal on this input decrements the \div A and \div N counters. This input has an inverter biased in the linear region to allow use with ac coupled signals as low as 500 mV p-p. For larger amplitude signals (standard CMOS logic levels) dc coupling may be used.

CLOCK, DATA-Shift Clock, Serial Data Inputs

Each low-to-high transition of the clock shifts one bit of data into the on-chip shift registers. The last data bit entered determines which counter storage latch is activated; a logic one selects the reference counter latch and a logic zero selects the \div A, \div N counter latch. The data entry format is as follows:



ENABLE-Latch Enable Input

A logic high on this pin latches the data from the shift register into the reference divider or \div N, \div A latches depending on the control bit. The reference divider latches are activated if the control bit is at a logic high and the \div N, \div A latches

are activated if the control bit is at a logic low. A logic low on this pin allows the user to change the data in the shift registers without affecting the counters. Enable is normally low and is pulsed high to transfer data to the latches.

OSCin, OSCout-Reference Oscillator Input/Output

These pins form an on-chip reference oscillator when connected to terminals of an external parallel resonant crystal. Frequency setting capacitors of appropriate value must be connected from OSC_{in} to ground and OSC_{out} to ground. OSC_{in} may also serve as the input for an externally-generated reference signal. This signal is typically ac coupled to OSC_{in}, but for larger amplitude signals (standard CMOS logic levels) dc coupling may also be used. In the external reference mode, no connection is required to OSC_{out}.

OUTPUTS

PD_{out}-Phase Detector A Output

This single ended (three-state) phase detector output produces a loop error signal that is used with a loop filter to control a VCO.

Frequency $f_V > f_R$ or f_V Leading: Negative Pulses Frequency $f_V < f_R$ or f_V Lagging: Positive Pulses Frequency $f_V = f_R$ and Phase Coincidence: High-Impedance State

φV, φR-Phase Detector B Outputs

Double-ended phase detector outputs. These outputs can be combined externally for a loop error signal. A single-ended output is also available for this purpose (see PD_{out}).

If frequency f_V is greater than f_R or if the phase of f_V is leading, then error information is provided by ϕ_V pulsing low. ϕ_R remains essentially high.

If the frequency fy is less than fg or if the phase of fy is lagging, then error information is provided by ϕ_R pulsing low. ϕ_V remains essentially high.

If the frequency of $f_V = f_R$ and both are in phase, then both ϕ_V and ϕ_R remain high except for a small minimum time period when both pulse low in phase.

Modulus Control — Dual-Modulus Prescale Control Output

This output generates a signal by the on-chip control logic circuitry for controlling an external dual-modulus prescaler. The modulus control level is low at the beginning of a count cycle and remains low until the ÷ A counter has counted down from its programmed value. At this time, modulus control goes high and remains high until the ÷ N counter has counted the rest of the way down from its programmed value (N - A additional counts since both ÷ N and ÷ A are counting down during the first portion of the cycle). Modulus Control is then set back low, the counters preset to their respective programmed values, and the above sequence repeated. This provides for a total programmable divide value $(N_T) = N \cdot P + A$ where P and P + 1 represent the dual-modulus prescaler divide values respectively for high and low modulus control levels, N the number programmed into the ÷ N counter, and A the number programmed into the ÷ A counter. Note that when a prescaler is needed, the dual-modulus version offers a distinct advantage. The dual-modulus prescaler allows a higher reference frequency at the phase detector input, increasing system performance capability, and simplifying the loop filter design.

fR, fy-R Counter Output, N Counter Output

Buffered, divided reference and fin frequency outputs. The

 f_R and f_V outputs are connected internally to the $\div\,R$ and $\div\,N$ counter outputs respectively, allowing the counters to be used independently, as well as monitoring the phase detector inputs.

LD-Lock Detector Output

This output is essentially at a high level when the loop is locked (f $_{R}$, f $_{V}$ of same phase and frequency), and pulses low when loop is out of lock.

REFout-Buffered Oscillator Output

This output can be used as a second local oscillator, reference oscillator to another frequency synthesizer, or as the system clock to a microprocessor controller.

POWER SUPPLY

VDD

The positive power supply potential. This pin may range from +3 to +9 V with respect to V_{SS} .

Vss

The most negative supply potential. This pin is usually ground.

FAMILY CHARACTERISTICS

MAXIMUM RATINGS* (Voltages Referenced to VSS)

Symbol	Parameter	Value	Unit
V _{DD}	DC Supply Voltage	-0.5 to +10.0	V
V _{in} , V _{out}	Input or Output Voltage (DC or Transient), except SW1, SW2	~0.5 to V _{DD} +0.5	٧
V _{out}	Output Voltage (DC or Transient), SW1 or SW2 ($R_{pullup} = 4.7 \text{ k}\Omega$)	-0.5 to +15	٧
l _{in} , l _{out}	Input or Output Current (DC or Transient), per Pin	± 10	mA
IDD, ISS	Supply Current, VDD or VSS Pins	± 30	mΑ
PD	Power Dissipation, per Package†	500	mW
T _{stg}	Storage Temperature	-65 to +150	°C
ΤL	Lead Temperature, 1 mm from Case for 10 seconds	260	°C

^{*}Maximum Ratings are those values beyond which damage to the device may occur. Functional operation should be restricted to the limits in the Electrical Characteristics tables or Pin Descriptions section.

Plastic DIP: -12 mW/°C from 65°C to 85°C PLCC Package: -12 mW/°C from 65°C to 85°C SOG Package: -7 mW/°C from 65°C to 85°C

These devices contain protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to these high-impedance circuits. For proper operation, V_{in} and V_{out} should be constrained to the range $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{DD}$ except for SW1 and SW2.

SW1 and SW2 can be tied through external resistors to voltages as high as 15 V dc, independent of the supply voltage.

Unused inputs must always be tied to an appropriate logic voltage level (e.g., either VSS or VDD), except for inputs with pullup devices. Unused outputs must be left open.

ELECTRICAL CHARACTERISTICS (Voltages Referenced to V_{SS})

C	Barrary 242	T 0 4141	VDD	-4	0°C	25	°C	85	°C	
Symbol	Parameter	Test Condition	V	Min	Max	Min	Max	Min	Max	Unit
V _{DD}	Power Supply Voltage Range		_	3	9	3	9	3	9	V
I _{SS}	Dynamic Supply Current	f _{in} = OSC _{in} = 10 MHz, 1 Vp-p ac-coupled sine wave R = 128, A = 32, N = 128	3 5 9	_ _ _	3.5 10 30	- -	3 7.5 24	- -	3 7.5 24	mA
Iss	Quiescent Supply Current (not including pullup current component)	V _{in} = V _{DD} or V _{SS} I _{out} = 0 μA	3 5 9		800 1200 1600	_ _ _	800 1200 1600	_ _ _	1600 2400 3200	Aμ
Vin	Input Voltage-fin, OSCin	Input ac-coupled sine wave	_	500	_	500	_	500	_	mVp-t
VIL	Low-Level Input Voltage — f _{in} , OSC _{in}	V _{out} ≥2.1 V Input dc- V _{out} ≥3.5 V coupled V _{out} ≥6.3 V square wave	3 5 9	_ _ _	0 0 0	- - -	0 0 0	- - -	0 0 0	٧
V _{IH}	High-Level Input Voltage — f _{in} , OSC _{in}	$V_{\text{out}} \le 0.9 \text{ V}$ Input dc- $V_{\text{out}} \le 1.5 \text{ V}$ coupled $V_{\text{out}} \le 2.7 \text{ V}$ square wave	3 5 9	3.0 5.0 9.0	_ _ _	3.0 5.0 9.0		3.0 5.0 9.0	_ _ _	V
VIL	Low-Level Input Voltage—except f _{in} , OSC _{in}		3 5 9	- -	0.9 1.5 2.7	1 1 1	0.9 1.5 2.7	_ _ _	0.9 1.5 2.7	V
VIН	High-Level Input Voltage—except fin, OSCin		3 5 9	2.1 3.5 6.3	_ _ _	2.1 3.5 6.3		2.1 3.5 6.3	_ _ _	V
lin	Input Current (fin, OSCin)	Vin = VDD or VSS	9	±2	±50	±2	± 25	±2	± 22	μΑ
ΊL	Input Leakage Current (Data, Clock, Enable – without Pullups)	V _{in} = V _{SS}	9	_	-0.3	_	-0.1	_	-1.0	μА
lн	Input Leakage Current (all inputs except fin, OSCin)	$V_{in} = V_{DD}$		-	0.3	_	0.1	_	1.0	μА
lIL	Pullup Current (all inputs with Pullups)	V _{in} = V _{SS}	9	- 20	400	- 20	- 200	- 20	- 170	μА
Cin	Input Capacitance			_	10	_	10	_	10	pF

Continued

[†]Power Dissipation Temperature Derating:

FAMILY CHARACTERISTICS

ELECTRICAL CHARACTERISTICS (Continued)


Comple at	Paramata.	Took Condist	V_{DD}	- 41	0°C	25	°C	85	°C	Unit
Symbol	Parameter	Test Condition	V	Min	Max	Min	Max	Min	Max	Unit
VOL	Low-Level Output Voltage - OSCout	l _{out} ≈0 μA	3		0.9	_	0.9	_	0.9	٧
		$V_{in} = V_{DD}$	5	_	1.5	_	1.5		1.5	
			9	_	2.7	_	2.7	-	2.7	•
Voн	High-Level Output Voltage - OSCout	I _{out} ≈0 μA	3	2.1	-	2.1	_	2.1	_	٧
• • •		Vin=VSS	5	3.5	-	3.5		3.5	_	
			9	6.3	-	6.3	-	6.3	_	
VOL	Low-Level Output Voltage - Other	I _{OUt} ≈0 μA	3	_	0.05	_	0.05	_	0.05	V
U _	Outputs	301	5	-	0.05	_	0.05	_	0.05	
			9	_	0.05		0.05		0.05	
Voн	High-Level Output Voltage - Other	l _{out} ≈0 μA	3	2.95	_	2.95	_	2.95	_	V
· · ·	Outputs	34.	5	4.95	_	4.95	_	4.95	-	
			9	8.95	_	8.95	-	8.95	_	
V(BR)DSS	Drain-to-Source Breakdown	R _{pullup} = 4.7 kΩ	<u> </u>	15	_	15	_	15	-	V
(5/1/500	Voltage – SW1, SW2									
lOL	Low-Level Sinking Current -	V _{out} = 0.3 V	3	1.30		1.10	-	0.66	_	mA
-OL	Modulus Control	V _{out} = 0.4 V	5	1.90	_	1.70	_	1.08	_	
		V _{out} = 0.5 V	9	3.80	_	3.30	_	2.10	_	
loн	High-Level Sourcing Current —	V _{out} = 2.7 V	3	-0.60	-	- 0.50	_	-0.30		mA
011	Modulus Control	V _{out} = 4.6 V	5	- 0.90	_	0.75	ا ا	- 0.50	_	
		V _{out} = 8.5 V	9	- 1.50	_	- 1.25	_	-0.80	_	
loL	Low-Level Sinking Current - Lock	V _{out} = 0.3 V	3	0.25	_	0.20	_	0.15		mA
OL	Detect	V _{out} = 0.4 V	5	0.64	_ !	0.51	l –	0.36	_	
		V _{out} = 0.5 V	9	1.30	_	1.00		0.70	_	
Іон	High-Level Sourcing Current Lock	V _{out} = 2.7 V	3	- 0.25	_	- 0.20	_	- 0.15	_	mA
011	Detect	V _{out} = 4.6 V	5	- 0.64	_	- 0.51	_	-0.36	_	
		V _{out} = 8.5 V	9	- 1.30	_	- 1.00	_	- 0.70	-	
loL	Low-Level Sinking Current-SW1,	V _{out} = 0.3 V	3	0.80	_	0.48	_	0.24	_	mA
QL.	SW2	V _{out} = 0.4 V	5	1.50	_	0.90	_	0.45	_	
		V _{out} = 0.5 V	9	3.50	_	2.10	_	1.05	_	
loL	Low-Level Sinking Current - Other	V _{out} = 0.3 V	3	0.44	_	0.35		0.22	_	mΑ
OL.	Outputs	V _{out} = 0.4 V	5	0.64	_	0.51	_	0.36	_	
		V _{out} = 0.5 V	9	1.30	_	1.00	l –	0.70	_	
Іон	High-Level Sourcing Current - Other	V _{out} = 2.7 V	3	-0.44	_	- 0.35	_	-0.22	_	mA
·OH	Outputs	V _{out} = 4.6 V	5	-0.64	_	-0.51	-	- 0.36	_	
	,	V _{out} = 8.5 V	9	- 1.30	_	- 1.00	l –	-0.70	_	
loz	Output Leakage Current—PDout	V _{out} = V _{DD} or V _{SS}	9	_	±0.3		± 0.1	-	± 1.0	иΑ
-02	Conference of the conference o	Output in Off State								
loz	Output Leakage Current – SW1,	Vout = VDD or VSS	9	-	±0.3	_	±0.1	_	±3.0	μА
	SW2	Output in Off State]							1
Cout	Output Capacitance - PDout	PD _{out} – 3-State	_	_	10	-	10		10	ρF

FAMILY CHARACTERISTICS

AC ELECTRICAL CHARACTERISTICS ($C_L = 50 \text{ pF}$, Input $t_f = t_f = 10 \text{ ns}$)

Symbol	Parameter	V _{DD}	Guaranteed Limit 25°C	Guaranteed Limit -40°C to 85°C	Unit
tPLH, tPHL	Maximum Propagation Delay, fin to Modulus Control	3	110	120	ns
	(Figures 1 and 4)	5 9	60 35	70 40	
tPHL	Maximum Propagation Delay, Enable to SW1, SW2	3	160	180	ns
	(Figures 1 and 5)	5 9	80 50	95 60	
t _w	Output Pulse Width, ϕ_R , ϕ_V , and LD with f_R in Phase with f_V	3	25 to 200	25 to 260	ns
	(Figures 2 and 4)	5 9	20 to 100 10 to 70	20 to 125 10 to 80	
tTLH	Maximum Output Transition Time, Modulus Control	3	115	115	ns
	(Figures 3 and 4)	5 9	60 40	75 60	
^t THL	Maximum Output Transition Time, Modulus Control	3	60	70	ns
	(Figures 3 and 4)	5 9	34 30	45 38	
tTLH, tTHL	Maximum Output Transition Time, Lock Detect	3	180	200	ns
	(Figures 3 and 4)	5 9	90 70	120 90	
tTLH, tTHL	Maximum Output Transition Time, Other Outputs	3	160	175	ns
	(Figures 3 and 4)	5 9	80 60	100 65	

SWITCHING WAVEFORMS






Figure 3



^{*}Includes all probe and jig capacitance.

Figure 4. Test Circuit Figure 5. Test Circuit

FAMILY CHARACTERISTICS

TIMING REQUIREMENTS (Input $t_f = t_{\bar{f}} = 10$ ns unless otherwise indicated)

Symbol	Parameter	V _{DD}	Guaranteed Limit 25°C	Guaranteed Limit - 40°C to 85°C	Unit
fclk	Serial Data Clock Frequency, Assuming 25% Duty Cycle NOTE: Refer to Clock t _{W(H)} below	3 5	dc to 5.0 dc to 7.1	dc to 3.5 dc to 7.1	MHz
	(Figure 6)	9	dc to 10	dc to 10	
^t su	Minimum Setup Time, Data to Clock (Figure 7)	3 5 9	30 20 18	30 20 18	ns
th	Minimum Hold Time, Clock to Data (Figure 7)	3 5 9	40 20 15	40 20 15	ns
t _{su}	Minimum Setup Time, Clock to Enable (Figure 7)	3 5 9	70 32 25	70 32 25	ns
t _{rec}	Minimum Recovery Time, Enable to Clock (Figure 7)	3 5 9	5 10 20	5 10 20	ns
tw(H)	Minimum Pulse Width, Clock, Enable (Figure 6)	3 5 9	50 35 25	70 35 25	ns
t _r , t _f	Maximum Input Rise and Fall Times—Any Input (Figure 8)	3 5 9	5 4 2	5 4 2	μS

SWITCHING WAVEFORMS





Figure 6







Figure 7

FAMILY CHARACTERISTICS

FREQUENCY CHARACTERISTICS (Voltages Referenced to V_{SS} , $C_L = 50$ pF, Input $t_r = t_f = 10$ ns unless otherwise indicated)

0 1 1		Tark Oan distant	VDD	-4	0°C	25	°C	85	°C	Unit
Symbol	Parameter	Test Condition	V	Min	Max	Min	Max	Min	Max	Unit
fi	Input Frequency (fin, OSCin)	R≥8, A≥0,N≥8 V _{in} =500 mVp-p ac-coupled sine wave	3 5 9	- -	6 15 15	 - -	6 15 15	- - -	6 15 15	MHz
		R≥8, A≥0, N≥8 V _{in} = 1 Vp-p ac-coupled sine wave	3 5 9	- - -	12 22 25	_ _ _	12 20 22	- - -	7 20 22	MHz
		R≥8, A≥0, N≥8 V _{in} =V _{DD} to V _{SS} dc-coupled square wave	3 5 9		13 25 25	- -	12 22 25	- -	8 22 25	MHz




NOTE: The P_D output state is equal to either V_{DD} or V_{SS} when active. When not active, the output is high impedance and the voltage at that pin is determined by the low pass filter capacitor.

Figure 9. Phase Detector/Lock Detector Output Waveforms

DESIGN CONSIDERATIONS


PHASE-LOCKED LOOP-LOW PASS FILTER DESIGN



$$\omega_{n} = \sqrt{\frac{K_{\phi}K_{VCO}}{NR_{1}C}}$$

$$\zeta = \frac{N\omega_{n}}{2K_{\phi}K_{VCO}}$$


$$F(s) = \frac{1}{1}$$



$$\omega_n = \sqrt{\frac{K_{\phi}K_{VCO}}{NC(R_1 + R_2)}}$$

$$\zeta = 0.5 \ \omega_n \ \left(R_2C + \frac{N}{K_{\phi}K_{VCO}}\right)$$

$$F(s) = \frac{R_2sC + 1}{(R_1 + R_2)sC + 1}$$



$$\omega_{n} = \sqrt{\frac{K_{\phi}K_{VCO}}{NCR_{1}}}$$

$$\varepsilon = \frac{\omega_{n}R_{2}C}{NCR_{1}}$$

ASSUMING GAIN A IS VERY LARGE, THEN:

$$F(s) = \frac{R_2 sC + 1}{R_1 sC}$$

NOTE: Sometimes R_1 is split into two series resistors each $R_1 \div 2$. A capacitor $C_{\mathbb{C}}$ is then placed from the midpoint to ground to further filter $\phi_{\mathbb{V}}$ and $\phi_{\mathbb{R}}$. The value of $C_{\mathbb{C}}$ should be such that the corner frequency of this network does not significantly affect $\omega_{\mathbb{R}}$.

DEFINITIONS:

N = Total Division Ratio in feedback loop

 K_{ϕ} (Phase Detector Gain) = $V_{DD}/4\pi$ for PD_{out}

 K_{ϕ} (Phase Detector Gain) = $V_{DD}/2\pi$ for ϕ_{V} and ϕ_{R}

 K_{VCO} (VCO Gain) = $\frac{2\pi\Delta f_{VCO}}{\Delta V_{VCO}}$

for a typical design ω_n (Natural Frequency) $\cong \frac{2\pi fr}{10}$ (at phase detector input),

Damping Factor: ţ ≅ 1

RECOMMENDED FOR READING:

Gardner, Floyd M., Phaselock Techniques (second edition). New York, Wiley-Interscience, 1979.

Manassewitsch, Vadim, Frequency Synthesizers: Theory and Design (second edition). New York, Wiley-Interscience, 1980.

Blanchard, Alain, Phase-Locked Loops: Application to Coherent Receiver Design. New York, Wiley-Interscience, 1976.

Egan, William F., Frequency Synthesis by Phase Lock. New York, Wiley-Interscience, 1981.

Rohde, Ulrich L., Digital PLL Frequency Synthesizers Theory and Design. Englewood Cliffs, NJ, Prentice-Hall, 1983.

Berlin, Howard M., Design of Phase-Locked Loop Circuits, with Experiments. Indianapolis, Howard W. Sams and Co., 1978.

Kinley, Harold, The PLL Synthesizer Cookbook. Blue Ridge Summit, PA. Tab Books, 1980.

AN535, Phase-Locked Loop Design Fundamentals, Motorola Semiconductor Products, Inc., 1970.

AR254, Phase-Locked Loop Design Articles, Motorola Semiconductor Products, Inc., Reprinted with permission from Electronic Design, 1987.

BR504/D, Electronic Tuning Address Systems, Motorola Semiconductor Products, Inc., 1986.

DESIGN CONSIDERATIONS

CRYSTAL OSCILLATOR CONSIDERATIONS

The following options may be considered to provide a reference frequency to Motorola's CMOS frequency synthesizers. The most desirable is discussed first.

USE OF A HYBRID CRYSTAL OSCILLATOR

Commercially available temperature-compensated crystal oscillators (TCXOs) or crystal-controlled data clock oscillators provide very stable reference frequencies. An oscillator capable of sinking and sourcing 50 μA at CMOS logic levels may be direct or dc coupled to OSC_{in}. In general, the highest frequency capability is obtained utilizing a direct-coupled square wave having a rail-to-rail (VDD to VSS) voltage swing. If the oscillator does not have CMOS logic levels on the outputs, capacitive or ac couplng to OSC_{in} may be used. OSC_{out}, an unbuffered output, should be left floating.

For additional information about TCXOs and data clock oscillators, please consult the latest version of the *eem Electronic Engineers Master Catalog*, the *Gold Book*, or similar publications.


DESIGN AN OFF-CHIP REFERENCE

The user may design an off-chip crystal oscillator using ICs specifically developed for crystal oscillator applications, such as the MC12061 MECL device. The reference signal from the MECL device is ac coupled to OSC_{in}. For large amplitude signals (standard CMOS logic levels), dc coupling is used. OSC_{out}, an unbuffered output, should be left floating. In general, the highest frequency capability is obtained with a direct-coupled square wave having rail-to-rail voltage swing.

USE OF THE ON-CHIP OSCILLATOR CIRCUITRY

The on-chip amplifier (a digital inverter) along with an appropriate crystal may be used to provide a reference source frequency. A fundamental mode crystal, parallel resonant at the desired operating frequency, should be connected as shown in Figure 10.

For V_{DD} = 5 V, the crystal should be specified for a loading capacitance, C_L, which does not exceed 32 pF for frequencies to approximately 8 MHz, 20 pF for frequencies in the area of



^{*}May be deleted in certain cases. See text.

Figure 10. Pierce Crystal Oscillator Circuit

8 to 15 MHz, and 10 pF for higher frequencies. These are guidelines that provide a reasonable compromise between IC capacitance, drive capability, swamping variations in stray and IC input/output capacitance, and realistic C_L values. The shunt load capacitance, C_L, presented across the crystal can be estimated to be:

$$C_L = \frac{C_{in}C_{out}}{C_{in} + C_{out}} + C_a + C_0 + \frac{C1 \cdot C2}{C1 + C2}$$

where

C_{in} = 5 pF (see Figure 11) C_{out} = 6 pF (see Figure 11) C_a = 1 pF (see Figure 11)

 C_0 = the crystal's holder capacitance (see Figure 12) C1 and C2 = external capacitors (see Figure 10)




Figure 11. Parasitic Capacitances of the Amplifier

$$\begin{array}{c}
\stackrel{1}{\circ} \stackrel{2}{\circ} \stackrel{1}{\circ} \stackrel{1}{\circ} \stackrel{2}{\circ} \stackrel{1}{\circ} \stackrel{1}{\circ$$

NOTE: Values are supplied by crystal manufacturer (parallel resonant crystal).

Figure 12. Equivalent Crystal Networks

The oscillator can be "trimmed" on-frequency by making a portion or all of C1 variable. The crystal and associated components must be located as close as possible to the OSC_{in} and OSC_{out} pins to minimize distortion, stray capacitance, stray inductance, and startup stabilization time. In some cases, stray capacitance should be added to the values for C_{in} and C_{out}.

Power is dissipated in the effective series resistance of the crystal, R_e, in Figure 12. The drive level specified by the crystal manufacturer is the maximum stress that a crystal can withstand without damage or excessive shift in frequency. R1 in Figure 10 limits the drive level. The use of R1 may not be necessary in some cases; i.e., R1 = 0 ohms.

To verify that the maximum dc supply voltage does not overdrive the crystal, monitor the output frequency as a function of voltage at OSC_{out}. (Care should be taken to minimize

DESIGN CONSIDERATIONS

loading.) The frequency should increase very slightly as the dc supply voltage is increased. An overdriven crystal will decrease in frequency or become unstable with an increase in supply voltage. The operating supply voltage must be reduced or R1 must be increased in value if the overdiven condition exists. The user should note that the oscillator start-up time is proportional to the value of R1.

Through the process of supplying crystals for use with CMOS inverters, many crystal manufacturers have developed expertise in CMOS oscillator design with crystals. Discussions with such manufacturers can prove very helpful. See Table 1.

RECOMMENDED FOR READING

Technical Note TN-24, Statek Corp. Technical Note TN-7, Statek Corp.

- E. Hafner, "The Piezoelectric Crystal Unit Definitions and Method of Measurement", *Proc. IEEE*, Vol. 57, No. 2, Feb., 1969.
- D. Kemper, L. Rosine, "Quartz Crystals for Frequency Control", *Electro-Technology*, June, 1969.
- P. J. Ottowitz, "A Guide to Crystal Selection", *Electronic Design*, May, 1966.

Table 1. Partial List of Crystal Manufacturers

Name	Address	Phone
United States Crystal Corp.	3605 McCart St., Ft. Worth, TX 76110	(817) 921-3013
Crystek Crystal	2371 Crystal Dr., Ft. Myers, FL 33907	(813) 936-2109
Statek Corp.	512 N. Main St., Orange, CA 92668	(714) 639-7810

NOTE: Motorola cannot recommend one supplier over another and in no way suggests that this is a complete listing of crystal manufacturers.

DESIGN CONSIDERATIONS

DUAL-MODULUS PRESCALING

OVERVIEW

The technique of dual-modulus prescaling is well established as a method of achieving high performance frequency synthesizer operation at high frequencies. Basically, the approach allows relatively low-frequency programmable counters to be used as high-frequency programmable counters with speed capability of several hundred MHz. This is possible without the sacrifice in system resolution and performance that results if a fixed (single-modulus) divider is used for the prescaler.

In dual-modulus prescaling, the lower speed counters must be uniquely configured. Special control logic is necessary to select the divide value P or P + 1 in the prescaler for the required amount of time (see modulus control definition). Motorola's dual-modulus frequency synthesizers contain this feature and can be used with a variety of dual-modulus prescalers to allow speed, complexity and cost to be tailored to the system requirements. Prescalers having P, P + 1 divide values in the range of \div 3/ \div 4 to \div 128/ \div 129 can be controlled by most Motorola frequency synthesizers.

Several dual-modulus prescaler approaches suitable for use with the MC145152-2, MC145156-2, or MC145158-2 are:

MC12009	÷ 5/ ÷ 6	440 MHz
MC12011	÷ 8/ ÷ 9	500 MHz
MC12013	÷ 10/ ÷ 11	500 MHz
MC12015	÷ 32/ ÷ 33	225 MHz
MC12016	÷ 40/ ÷ 41	225 MHz
MC12017	÷ 64/ ÷ 65	225 MHz
MC12018	÷ 128/ ÷ 129	520 MHz
MC12022A	÷ 64/65 or ÷ 128/129	1.1 GHz
MC12032A	÷ 64/65 or ÷ 128/129	2.0 GHz
	MC12011 MC12013 MC12015 MC12016 MC12017 MC12018 MC12022A	MC12011

DESIGN GUIDELINES

The system total divide value, N_{total} (NT) will be dictated by the application, i.e.

$$N_T = \frac{\text{frequency into the prescaler}}{\text{frequency into the phase detector}} = N \cdot P + A$$

N is the number programmed into the \div N counter, A is the number programmed into the \div A counter, P and P+1 are the two selectable divide ratios available in the dual-modulus prescalers. To have a range of N_T values in sequence, the \div A counter is programmed from zero through P-1 for a particular value N in the \div N counter. N is then incremented to N+1 and the \div A is sequenced from zero through P-1 again.

There are minimum and maximum values that can be achieved for N_T. These values are a function of P and the size of the \div N and \div A counters. The constraint N \ge A always applies. If $A_{max} = P - 1$, then $N_{min} \ge P - 1$. Then $N_{Tmin} = \{P - 1\}$ P + A or $\{P - 1\}$ P since A is free to assume the value of zero.

$$N_{Tmax} = N_{max} \cdot P + A_{max}$$

To maximize system frequency capability, the dual-modulus prescaler output must go from low to high after each group of P or P+1 input cycles. The prescaler should divide by P when its modulus control line is high and by P+1 when its modulus control is low.


For the maximum frequency into the prescaler (fycomax), the value used for P must be large enough such that:

- A. fVCO max divided by P may not exceed the frequency capability of fin (input to the ÷ N and ÷ A counters).
- B. The period of f_{VCO} divided by P must be greater than the sum of the times:
 - a. Propagation delay through the dual-modulus prescaler.
 - Prescaler setup or release time relative to its modulus control signal.
 - c. Propagation time from f_{in} to the modulus control output for the frequency synthesizer device.

A sometimes useful simplification in the programming code can be achieved by choosing the values for P of 8, 16, 32, or 64. For these cases, the desired value for N_T results when N_T in binary is used as the program code to the \div N and \div A counters treated in the following manner:

- A. Assume the \div A counter contains "a" bits where $2^a \ge P$.
- B. Always program all higher order ÷ A counter bits above "a" to zero.
- C. Assume the ÷ N counter and the ÷ A counter (with all the higher order bits above "a" ignored) combined into a single binary counter of n+a bits in length (n=number of divider stages in the ÷ N counter). The MSB of this "hypothetical" counter is to correspond to the MSB of ÷ N and the LSB is to correspond to the LSB of ÷ A. The system divide value, N_T, now results when the value of N_T in binary is used to program the "new" n+a bit counter.

By using two devices, several dual-modulus values are achievable:



DEVI	CE		
DEVICE A	MC12009	MC12011	MC12013
MC10131	÷ 20/ ÷ 21	÷ 321 ÷ 33	÷ 40/ ÷ 41
MC10138	÷ 50/ ÷ 51	÷ 80/ ÷ 81	÷ 100/ ÷ 101
MC10154	÷ 40/ ÷ 41 OR ÷ 80/ ÷ 81	÷ 64/ ÷ 65 OR ÷ 128/ ÷ 129	÷ 80/ ÷ 81

NOTE: MC12009, MC12011, and MC12013 are pin equivalent. MC12015, MC12016, and MC12017 are pin equivalent.