

# LMC7101 Tiny Low Power Operational Amplifier with Rail-To-Rail Input and Output General Description Features

The LMC7101 is a high performance CMOS operational amplifier available in the space saving SOT 23-5 Tiny package. This makes the LMC7101 ideal for space and weight critical designs. The performance is similar to a single amplifier of the LMC6482/6484 type, with rail-to-rail input and output, high open loop gain, low distortion, and low supply currents.


The main benefits of the Tiny package are most apparent in small portable electronic devices, such as mobile phones, pagers, notebook computers, personal digital assistants, and PCMCIA cards. The tiny amplifiers can be placed on a board where they are needed, simplifying board layout.

- Tiny SOT23-5 package saves space typical circuit layouts take half the space of SO-8 designs
- Guaranteed specs at 2.7V, 3V, 5V, 15V supplies
- Typical supply current 0.5 mA at 5V
- Typical total harmonic distortion of 0.01% at 5V
- 1.0 MHz gain-bandwidth
- Similar to popular LMC6482/6484
- Rail-to-rail input and output

### **Applications**

- Mobile communications
- Notebooks and PDAs
- Battery powered products
- Sensor interface

# **Connection Diagram**



# **Ordering Information**

•				
Package	Part Number	Package Marking	Transport Media	NSC Drawing
	LMC7101AIM5	A00A	1k Units on Tape and Reel	
5-Pin SOT23	LMC7101AIM5X	A00A	3k Units Tape and Reel	MF05A
5-FIII 50125	LMC7101BIM5	A00B	1k Units on Tape and Reel	WIFUSA
	LMC7101BIM5X	A00B	3k Units Tape and Reel	

## Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

2000V
±Supply Voltage
$(V^+)$ + 0.3V, $(V^-)$ – 0.3V
16V
±5 mA
±35 mA
35 mA
260°C

Storage Temperature Range	–65°C to +150°C
Junction Temperature (Note 4)	150°C

### Recommended Operating Conditions (Note 1)

Supply Voltage	$2.7V \leq V^+ \leq 15.5V$
Temperature Range	
LMC7101AI, LMC7101BI	-40°C to +85°C
Thermal Resistance ( $\theta_{JA}$ )	
5-Pin STO23	325°C/W

# 2.7V Electrical Characteristics

Unless otherwise specified, all limits guaranteed for  $T_J = 25^{\circ}C$ ,  $V^+ = 2.7V$ ,  $V^- = 0V$ ,  $V_{CM} = V_O = V^+/2$  and  $R_L > 1 \text{ M}\Omega$ . Bold-face limits apply at the temperature extremes.

			Тур	LMC7101AI	LMC7101BI	
Symbol	Parameter	Conditions	(Note 5)	Limit	Limit	Units
				(Note 6)	(Note 6)	
V <sub>os</sub>	Input Offset Voltage	V <sup>+</sup> = 2.7V	0.11	6	9	mV
						max
TCVos	Input Offset Voltage		1			μV/°C
	Average Drift					
Ι <sub>B</sub>	Input Bias Current		1.0	64	64	pA max
l <sub>os</sub>	Input Offset Current		0.5	32	32	pA max
R <sub>IN</sub>	Input Resistance		>1			Tera Ω
CMRR	Common-Mode	$0V \le V_{CM} \le 2.7V$	70	55	50	dB
	Rejection Ratio	V <sup>+</sup> = 2.7V				min
V <sub>CM</sub>	Input Common-Mode Voltage	For CMRR ≥ 50 dB	0.0	0.0	0.0	V
	Range		0.0	0.0	0.0	min
			3.0	2.7	2.7	V
						max
PSRR	Power Supply	V <sup>+</sup> = 1.35V to 1.65V				dB
	Rejection Ratio	$V^{-} = -1.35V$ to $-1.65V$	60	50	45	min
		$V_{CM} = 0$				
CIN	Common-Mode Input		3			pF
	Capacitance					
Vo	Output Swing	$R_L = 2 k\Omega$	2.45	2.15	2.15	V min
			0.25	0.5	0.5	V max
		R <sub>L</sub> = 10 kΩ	2.68	2.64	2.64	V min
			0.025	0.06	0.06	V max
Is	Supply Current		0.5	0.81	0.81	mA
				0.95	0.95	max
SR	Slew Rate (Note 8)		0.7			V/µs
GBW	Gain-Bandwidth Product		0.6			MHz

Symbol	Parameter	Conditions	Typ (Note 5)	LMC7101AI Limit	LMC7101BI Limit	Units
-				(Note 6)	(Note 6)	
V <sub>os</sub>	Input Offset Voltage		0.11	4	7	mV
				6	9	max
TCV <sub>OS</sub>	Input Offset Voltage Average Drift		1			µV/°C
I <sub>B</sub>	Input Current		1.0	64	64	pA max
l <sub>os</sub>	Input Offset Current		0.5	32	32	pA max
R <sub>IN</sub>	Input Resistance		>1			Tera $\Omega$
CMRR	Common-Mode Rejection	$0V \le V_{CM} \le 3V$	74	64	60	db
	Ratio	V <sup>+</sup> = 3V				min
V <sub>CM</sub>	Input Common-Mode Voltage	For CMRR $\ge$ 50 dB	0.0	0.0	0.0	V
	Range					min
			3.3	3.0	3.0	V
						max
PSRR	Power Supply Rejection Ratio	V <sup>+</sup> = 1.5V to 7.5V	80	68	60	dB
		$V^{-} = -1.5V$ to $-7.5V$				min
		$V_{O} = V_{CM} = 0$				
C <sub>IN</sub>	Common-Mode Input Capacitance		3			pF
Vo	Output Swing	$R_L = 2 k\Omega$	2.8	2.6	2.6	V min
			0.2	0.4	0.4	V max
		$R_L = 600\Omega$	2.7	2.5	2.5	V min
			0.37	0.6	0.6	V max
I <sub>S</sub>	Supply Current		0.5	0.81	0.81	mA
				0.95	0.95	max

**3V DC Electrical Characteristics** 

# **5V DC Electrical Characteristics**

Unless otherwise specified, all limits guaranteed for  $T_J = 25^{\circ}C$ ,  $V^+ = 5V$ ,  $V^- = 0V$ ,  $V_{CM} = 1.5V$ ,  $V_O = V^+/2$  and  $R_L = 1 M\Omega$ . **Boldface** limits apply at the temperature extremes.

				Тур	LMC7101AI	LMC7101BI	
Symbol	Parameter	Cond	litions	(Note 5)	Limit	Limit	Units
					(Note 6)	(Note 6)	
V <sub>os</sub>	Input Offset Voltage	V <sup>+</sup> = 5V		0.11	3	7	mV
					5	9	max
TCV <sub>os</sub>	Input Offset Voltage			1.0			µV/°C
	Average Drift						
I <sub>B</sub>	Input Current			1	64	64	pA max
l <sub>os</sub>	Input Offset Current			0.5	32	32	pA max
R <sub>IN</sub>	Input Resistance			>1			Tera $\Omega$
CMRR	Common-Mode	$0V \le V_{CM} \le 5V$		82	65	60	db
	Rejection Ratio				60	55	min
+PSRR	Positive Power Supply	V <sup>+</sup> = 5V to 15V		82	70	65	dB
	Rejection Ratio	$V^{-} = 0V, V_{O} = 1.$	.5V		65	62	min
-PSRR	Negative Power Supply	V <sup>-</sup> = -5V to -15	V	82	70	65	dB
	Rejection Ratio	$V^+ = 0V, V_0 = -$	1.5V		65	62	min
V <sub>CM</sub>	Input Common-Mode	For CMRR ≥ 50	dB	-0.3	-0.20	-0.20	V
	Voltage Range				0.00	0.00	min
				5.3	5.20	5.20	V
					5.00	5.00	max
CIN	Common-Mode			3			pF
	Input Capacitance						
Vo	Output Swing	$R_L = 2 k\Omega$		4.9	4.7	4.7	V
					4.6	4.6	min
				0.1	0.18	0.18	V
					0.24	0.24	max
		$R_L = 600\Omega$		4.7	4.5	4.5	V
					4.24	4.24	min
				0.3	0.5	0.5	V
					0.65	0.65	max
I <sub>sc</sub>	Output Short Circuit	$V_{O} = 0V$	Sourcing	24	16	16	mA
	Current				11	11	min
		$V_{O} = 5V$	Sinking	19	11	11	mA
					7.5	7.5	min
I <sub>S</sub>	Supply Current			0.5	0.85	0.85	mA
					1.0	1.0	max

# **5V AC Electrical Characteristics**

Unless otherwise specified, all limits guaranteed for  $T_J = 25^{\circ}C$ ,  $V^+ = 5V$ ,  $V^- = 0V$ ,  $V_{CM} = 1.5V$ ,  $V_O = V^+/2$  and  $R_L = 1 M\Omega$ . **Boldface** limits apply at the temperature extremes.

			Тур	LMC7101AI	LMC7101BI	
Symbol	Parameter	Conditions	(Note 5)	Limit	Limit	Units
				(Note 6)	(Note 6)	
THD	Total Harmonic	$F = 10 \text{ kHz}, A_V = -2$	0.01			%
	Distortion	$R_L = 10 \text{ k}\Omega, \text{ V}_O = 4.0 \text{ V}_{PP}$				
SR	Slew Rate		1.0			V/µs
GBW	Gain Bandwidth Product		1.0			MHz
-	•	•	·	•		

				Тур	LMC7101AI	LMC7101BI	
Symbol	Parameter	Condit	ions	(Note 5)	Limit	Limit	Units
					(Note 6)	(Note 6)	
V <sub>os</sub>	Input Offset Voltage			0.11			mV max
TCV <sub>os</sub>	Input Offset Voltage			1.0			µV/°C
	Average Drift						
В	Input Current			1.0	64	64	pA max
l <sub>os</sub>	Input Offset Current			0.5	32	32	pA max
R <sub>IN</sub>	Input Resistance			>1			Tera Ω
CMRR	Common-Mode	$0V \le V_{CM} \le 15V$		82	70	65	dB
	Rejection Ratio				65	60	min
+PSRR	Positive Power Supply	V <sup>+</sup> = 5V to 15V		82	70	65	dB
	Rejection Ratio	V <sup>-</sup> = 0V, V <sub>O</sub> = 1.5	V		65	62	min
-PSRR	Negative Power Supply	V <sup>-</sup> = -5V to -15V		82	70	65	dB
	Rejection Ratio	$V^+ = 0V, V_0 = -1.$	5V		65	62	min
V <sub>CM</sub>	Input Common-Mode	V <sup>+</sup> = 5V		-0.3	-0.20	-0.20	V
	Voltage Range	For CMRR ≥ 50 d	в		0.00	0.00	min
				15.3	15.20	15.20	V
					15.00	15.00	max
۹ <sub>V</sub>	Large Signal Voltage Gain	$R_L = 2 k\Omega$	Sourcing	340	80	80	
	(Note 7)				40	40	
			Sinking	24	15	15	V/mV
					10	10	V/IIIV
		$R_L = 600\Omega$	Sourcing	300	34	34	
			Sinking	15	6	6	
CIN	Input Capacitance			3			pF
Vo	Output Swing	V <sup>+</sup> = 15V		14.7	14.4	14.4	V
		$R_L = 2 k\Omega$			14.2	14.2	min
				0.16	0.32	0.32	V
					0.45	0.45	max
		V <sup>+</sup> = 15V		14.1	13.4	13.4	V
		$R_L = 600\Omega$			13.0	13.0	min
				0.5	1.0	1.0	V
					1.3	1.3	max
SC	Output Short Circuit Current	$V_{O} = 0V$	Sourcing	50	30	30	
	(Note 9)				20	20	mA
		V <sub>O</sub> = 12V	Sinking	50	30	30	min
					20	20	
S	Supply Current			0.8	1.50	1.50	mA
			1.71	1.71	max		

**15V DC Electrical Characteristics** 

# **15V AC Electrical Characteristics**

Unless otherwise specified, all limits guaranteed for  $T_J = 25^{\circ}C$ ,  $V^+ = 15V$ ,  $V^- = 0V$ ,  $V_{CM} = 1.5V$ ,  $V_O = V^+/2$  and  $R_L = 1 M\Omega$ . Boldface limits apply at the temperature extremes.

Symbol	Parameter	Conditions	Typ (Note 5)	LMC7101AI Limit	LMC7101BI Limit	Units
				(Note 6)	(Note 6)	
SR	Slew Rate	V <sup>+</sup> = 15V	1.1	0.5	0.5	V/µs
	(Note 8)			0.4	0.4	min
GBW	Gain-Bandwidth Product	V <sup>+</sup> = 15V	1.1			MHz
φ <sub>m</sub>	Phase Margin		45			deg
G <sub>m</sub>	Gain Margin		10			dB
e <sub>n</sub>	Input-Referred Voltage Noise	f = 1 kHz, V <sub>CM</sub> = 1V	37			$\frac{nV}{\sqrt{Hz}}$
i <sub>n</sub>	Input-Referred Current Noise	f = 1 kHz	1.5			$\frac{fA}{\sqrt{Hz}}$
THD	Total Harmonic Distortion	f = 10 kHz, $A_V = -2$ $R_L = 10 k\Omega$ , $V_O = 8.5 V_{PP}$	0.01			%

**Note 1:** Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications and the test conditions, see the Electrical Characteristics. **Note 2:** Human Body Model is  $1.5 \text{ k}\Omega$  in series with 100 pF.

Note 3: Applies to both single-supply and split-supply operation. Continuous short operation at elevated ambient temperature can result in exceeding the maximum allowed junction temperature at 150°C.

Note 4: The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $\theta_{JA}$  and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} - T_A)/\theta_{JA}$ . All numbers apply for packages soldered directly into a PC board.

Note 5: Typical Values represent the most likely parametric norm.


Note 6: All limits are guaranteed by testing or statistical analysis.


Note 7: V<sup>+</sup> = 15V, V<sub>CM</sub> = 1.5V and R<sub>L</sub> connect to 7.5V. For sourcing tests, 7.5V  $\leq$  V<sub>0</sub>  $\leq$  12.5V. For sinking tests, 2.5V  $\leq$  V<sub>0</sub>  $\leq$  7.5V.


Note 8: V<sup>+</sup> = 15V. Connected as a voltage follower with a 10V step input. Number specified is the slower of the positive and negative slew rates.  $R_L = 100 \text{ k}\Omega$  connected to 7.5V. Amp excited with 1 kHz to produce  $V_O = 10 \text{ V}_{PP}$ .

Note 9: Do not short circuit output to V<sup>+</sup> when V<sup>+</sup> is greater than 12V or reliability will be adversely affected.


**2.7V Typical Performance Characteristics**  $V^+ = 2.7V$ ,  $V^- = 0V$ ,  $T_A = 25^{\circ}C$ , unless otherwise specified.









# **2.7V Typical Performance Characteristics** $V^+ = 2.7V$ , $V^- = 0V$ , $T_A = 25^{\circ}C$ , unless otherwise specified. (Continued)




dV<sub>os</sub> vs. Supply Voltage




Sinking Current vs. Output Voltage






 $\mathrm{dV}_{\mathrm{OS}}$  vs. Common Mode Voltage





Sourcing Current vs. Output Voltage



www.national.com







0.01

0.001

0.001

0.01

0.1


Output Voltage Referenced to GND

1


10

# **5V Typical Performance Characteristics** $V^+ = 5V$ , $V^- = 0V$ , $T_A = 25^{\circ}C$ , unless otherwise specified.








Input Voltage Noise vs. Input Voltage




Sinking Current vs. Output Voltage









Sourcing Current vs, Output Voltage




01199133

#### CMRR vs. Input Voltage








Input Voltage Noise vs. Input Voltage



Sinking Current vs. Output Voltage










011991







# **15V Typical Performance Characteristics** $V^+ = +15V$ , $V^- = 0V$ , $T_A = 25^{\circ}C$ , unless otherwise specified. (Continued)







**Output Voltage Swing vs. Supply Voltage** 













Input Voltage Noise vs. Frequency









**15V Typical Performance Characteristics**  $V^+ = +15V$ ,  $V^- = 0V$ ,  $T_A = 25^{\circ}C$ , unless otherwise specified. (Continued)




Open Loop Frequency Response @ 25°C




Maximum Output Swing vs. Frequency







Open Loop Frequency Response @ 85°C




Gain and Phase vs. Capacitive Load







Slew Rate vs. Temperature




**Inverting Small Signal Pulse Response** 




**Output Impedance vs. Frequency** 




Slew Rate vs. Supply Voltage



**Inverting Small Signal Pulse Response** 




#### **Inverting Small Signal Pulse Response**



01199160


**Inverting Large Signal Pulse Response** 




TIME  $(1 \mu s/DIV)$ 

01199162








TIME  $(1 \mu s/DIV)$ 


01199161

01199163




TIME  $(1 \mu s/DIV)$ 

#### Non-Inverting Small Signal Pulse Response




**Inverting Large Signal Pulse Response** 

Non-Inverting Small Signal Pulse Response




#### Non-Inverting Large Signal Pulse Response




TIME  $(1 \mu s/DIV)$ 

01199168








01199167


01199169


#### Non-Inverting Large Signal Pulse Response



TIME  $(1 \mu s/DIV)$ 

#### Stability vs. Capacitive Load






-6-5-4-3-2-10123456

10


10000 = +10 Av  $V_{\rm S}$  $= \pm 7.5 V$ 1000


Stability vs. Capacitive Load



01199176

Stability vs. Capacitive Load





# **Application Information**

# 1.0 BENEFITS OF THE LMC7101 TINY AMP

#### Size

The small footprint of the SOT 23-5 packaged Tiny amp, ( $0.120 \times 0.118$  inches,  $3.05 \times 3.00$  mm) saves space on printed circuit boards, and enable the design of smaller electronic products. Because they are easier to carry, many customers prefer smaller and lighter products.

#### Height

The height (0.056 inches, 1.43 mm) of the Tiny amp makes it possible to use it in PCMCIA type III cards.

#### **Signal Integrity**

Signals can pick up noise between the signal source and the amplifier. By using a physically smaller amplifier package, the Tiny amp can be placed closer to the signal source, reducing noise pickup and increasing signal integrity. The Tiny amp can also be placed next to the signal destination, such as a buffer for the reference of an analog to digital converter.

#### Simplified Board Layout

The Tiny amp can simplify board layout in several ways. First, by placing an amp where amps are needed, instead of routing signals to a dual or quad device, long pc traces may be avoided.

By using multiple Tiny amps instead of duals or quads, complex signal routing and possibly crosstalk can be reduced.

#### Low THD

The high open loop gain of the LMC7101 amp allows it to achieve very low audio distortion—typically 0.01% at 10 kHz with a 10 k $\Omega$  load at 5V supplies. This makes the Tiny an excellent for audio, modems, and low frequency signal processing.

#### Low Supply Current

The typical 0.5 mA supply current of the LMC7101 extends battery life in portable applications, and may allow the reduction of the size of batteries in some applications.

#### Wide Voltage Range


The LMC7101 is characterized at 15V, 5V and 3V. Performance data is provided at these popular voltages. This wide voltage range makes the LMC7101 a good choice for devices where the voltage may vary over the life of the batteries.


#### 2.0 INPUT COMMON MODE


#### Voltage Range

The LMC7101 does not exhibit phase inversion when an input voltage exceeds the negative supply voltage. *Figure 1* shows an input voltage exceeding both supplies with no resulting phase inversion of the output.

The absolute maximum input voltage is 300 mV beyond either rail at room temperature. Voltages greatly exceeding this maximum rating, as in *Figure 2*, can cause excessive current to flow in or out of the input pins, adversely affecting reliability.









#### FIGURE 2. A ±7.5V Input Signal Greatly Exceeds the 3V Supply in *Figure 3* Causing No Phase Inversion Due to R<sub>1</sub>

Applications that exceed this rating must externally limit the maximum input current to  $\pm 5$  mA with an input resistor as shown in *Figure 3*.





#### 3.0 RAIL-TO-RAIL OUTPUT

The approximate output resistance of the LMC7101 is 180 $\Omega$  sourcing and 130 $\Omega$  sinking at V<sub>S</sub> = 3V and 110 $\Omega$  sourcing and 80 $\Omega$  sinking at V<sub>S</sub> = 5V. Using the calculated output resistance, maximum output voltage swing can be estimated as a function of load.

## Application Information (Continued)

#### 4.0 CAPACITIVE LOAD TOLERANCE

The LMC7101 can typically directly drive a 100 pF load with  $V_{\rm S}$  = 15V at unity gain without oscillating. The unity gain follower is the most sensitive configuration. Direct capacitive loading reduces the phase margin of op-amps. The combination of the op-amp's output impedance and the capacitive load induces phase lag. This results in either an underdamped pulse response or oscillation.

Capacitive load compensation can be accomplished using resistive isolation as shown in *Figure 4*. This simple technique is useful for isolating the capacitive input of multiplexers and A/D converters.




FIGURE 4. Resistive Isolation of a 330 pF Capacitive Load

# 5.0 COMPENSATING FOR INPUT CAPACITANCE WHEN USING LARGE VALUE FEEDBACK RESISTORS

When using very large value feedback resistors, (usually > 500 k $\Omega$ ) the large feed back resistance can react with the input capacitance due to transducers, photodiodes, and circuit board parasitics to reduce phase margins.

The effect of input capacitance can be compensated for by adding a feedback capacitor. The feedback capacitor (as in *Figure 5*),  $C_f$  is first estimated by:

$$\frac{1}{2\pi R_1 C_{IN}} \geq \frac{1}{2\pi R_2 C_f}$$

or  $R_1 C_{IN} \le R_2 C_f$ 

which typically provides significant overcompensation.

Printed circuit board stray capacitance may be larger or smaller than that of a breadboard, so the actual optimum value for  $C_F$  may be different. The values of  $C_F$  should be checked on the actual circuit. (Refer to the LMC660 quad CMOS amplifier data sheet for a more detailed discussion.)




FIGURE 5. Cancelling the Effect of Input Capacitance

# Application Information (Continued)


LMC7101

#### SOT-23-5 TAPE AND REEL SPECIFICATION


#### **Tape Format**

Tape Section	# Cavities	Cavity Status	Cover Tape Status	
Leader	Leader 0 (min)		Sealed	
(Start End)	75 (min)	Empty	Sealed	
Carrier	3000	Filled	Sealed	
	1000	Filled	Sealed	
Trailer 125 (min)		Empty	Sealed Sealed	
(Hub End)	(Hub End) 0 (min)			

#### **Tape Dimensions**



8 mm	0.130	0.124	0.130	0.126	0.138 ±0.002	$0.055 \pm 0.004$	0.157	0.315 ±0.012
	(3.3)	(3.15)	(3.3)	(3.2)	(3.5 ±0.05)	(1.4 ±0.11)	(4)	(8 ±0.3)
Tape Size	DIM A	DIM Ao	DIM B	DIM Bo	DIM F	DIM Ko	DIM P1	DIM W



8 mm	7.00	0.059	0.512	0.795	2.165	0.331 + 0.059/-0.000	0.567	W1+ 0.078/-0.039
	330.00	1.50	13.00	20.20	55.00	8.40 + 1.50/-0.00	14.40	W1 + 2.00/-1.00
Tape Size	A	В	С	D	Ν	W1	W2	W3

