
- Meets IEEE Standard 488-1978 (GPIB)
- 8-Channel Bidirectional Transceiver
- Power-Up/Power-Down Protection (Glitch Free)
- High-Speed, Low-Power Schottky Circuitry
- Low Power Dissipation . . . 72 mW Max Per Channel
- Fast Propagation Times . . . 22 ns Max
- High-Impedance pnp Inputs
- Receiver Hysteresis . . . 650 mV Typ
- Open-Collector Driver Output Option
- No Loading of Bus When Device Is Powered Down (V_{CC} = 0)



description

The SN75160B 8-channel general-purpose interface bus (GPIB) transceiver is a monolithic, high-speed, low-power Schottky device designed for two-way data communications over single-ended transmission lines. It is designed to meet the requirements of IEEE Standard 488-1978. The transceiver features driver outputs that can be operated in either the passive-pullup or 3-state mode. If talk enable (TE) is high, these ports have the characteristics of passive-pullup outputs when pullup enable (PE) is low and of 3-state outputs when PE is high. Taking TE low places these ports in the high-impedance state. The driver outputs are designed to handle loads up to 48 mA of sink current.

Output glitches during power up and power down are eliminated by an internal circuit that disables both the bus and receiver outputs. The outputs do not load the bus when $V_{CC} = 0$. When combined with the SN75161B or SN75162B management bus transceivers, the pair provides the complete 16-wire interface for the IEEE-488 bus.

The SN75160B is characterized for operation from 0°C to 70°C.

Function Tables

EACH DRIVER							
INPUTS			OUTPUT				
D	TE	В					
Н	Н	Н	Н				
L	Н	Χ	L				
Н	Χ	L	z†				
Х	L	Χ	z†				

NPUTS		OUTPUT	
B TE PE			
L	Х	L	
L	X	Н	
Н	Χ	Z	
	L L H	L X	

H = high level, L = low level, X = irrelevant, Z = high impedance




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




[†]This is the high-impedance state of a normal 3-state output modified by the internal resistors to V_{CC} and GND.

logic symbol[†]




- † This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
- □ Designates 3-state outputs

logic diagram (positive logic)





schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V _{CC} (see Note 1)	
Input voltage, V _I	
Low-level driver output current, I _{OL}	100 mA
Continuous total power dissipation	See Dissipation Rating Table
Operating free-air temperature range, T _A	0°C to 70°C
Storage temperature range, T _{Stq}	–65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values are with respect to network ground terminal.

DISSIPATION RATING TABLE

PACKAGE	$T_{\mbox{A}} \le 25^{\circ}\mbox{C}$ POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING		
DW	1125 mW	9.0 mW/°C	720 mW		
N	1150 mW	9.2 mW/°C	736 mW		



SN75160B **OCTAL GENERAL-PURPOSE** INTERFACE BUS TRANSCEIVER SLLS004B - OCTOBER 1985 - REVISED MAY 1995

recommended operating conditions

		MIN	NOM	MAX	UNIT
Supply voltage, V _{CC}				5.25	V
High-level input voltage, VIH					V
Low-level input voltage, V _{IL}				0.8	V
High level output ourrent leve	Bus ports with pullups active			-5.2	mA
High-level output current, IOH	Terminal ports			-800	μΑ
Low-level output current, IOL	Bus ports			48	mA
Low-level output current, IOL	Terminal ports			16	IIIA
Operating free-air temperature, T _A				70	°C

electrical characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)

PARAMETER			TEST CONDITIONS			TYP [†]	MAX	UNIT	
VIK	Input clamp voltage	nput clamp voltage I _I = -18 mA				-0.8	-1.5	V	
V _{hys}	Hysteresis voltage (V _{IT+} - V _{IT-})	Bus	See Figure 8		0.4	0.65		V	
Vон	High-level output voltage	Terminal	$I_{OH} = -800 \mu A$	TE at 0.8 V	2.7	3.5		V	
	nigri-ievei output voitage	Bus	$I_{OH} = -5.2 \text{ mA},$	PE and TE at 2 V	2.5	3.3		V	
VOL	Low-level output voltage	Terminal	I _{OL} = 16 mA, TE at 0.8 V I _{OL} = 48 mA, TE at 2 V			0.3	0.5	V	
VOL	Low-level output voltage	Bus				0.35	0.5	v	
łį	Input current at maximum input voltage	Terminal	V _I = 5.5 V			0.2	100	μΑ	
I _{IH}	High-level input current	Terminal	V _I = 2.7 V	V _I = 2.7 V		0.1	20	μΑ	
I _I L	Low-level input current	Terminal	V _I = 0.5 V			-10	-100	μΑ	
.,	Voltage at bus port		Driver disabled	$I_{I(bus)} = 0$	2.5	3.0	3.7	٧	
VI/O(bus)				$I_{I(bus)} = -12 \text{ mA}$			-1.5		
	Current into bus port	Power on	Driver disabled	$V_{I(bus)} = -1.5 \text{ V to } 0.4 \text{ V}$	-1.3				
				$V_{I(bus)} = 0.4 \text{ V to } 2.5 \text{ V}$	0		-3.2		
I _{I/O(bus)}				V _{I(bus)} = 2.5 V to 3.7 V			2.5 -3.2	mA	
, ,				$V_{I(bus)} = 3.7 \text{ V to 5 V}$	0		2.5		
				V _{I(bus)} = 5 V to 5.5 V	0.7		2.5		
		Power off	$V_{CC} = 0$,	$V_{I(bus)} = 0 \text{ to } 2.5 \text{ V}$			-40	1	
la a	Chart aircuit autaut aurrant	Terminal			-15	-35	-75	mA	
los	Short-circuit output current	Bus			-25	-50	-125	mA	
Icc	Supply current		No load	Receivers low and enabled		70	90	mA	
			INO IOAU	Drivers low and enabled		85	110	IIIA	
C _{I/O(bus)}	S) Bus-port capacitance		$V_{CC} = 0 \text{ to 5 V},$ f = 1 MHz	$V_{I/O} = 0 \text{ to } 2 \text{ V},$		16		pF	


 $[\]dagger$ All typical values are at V_{CC} = 5 V, T_A = 25°C.



switching characteristics, V_{CC} = 5 V, C_L = 15 pF, T_A = 25°C (unless otherwise noted)


	PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
^t PLH	Propation delay time, low- to high-level output	Torminal	minal Bus	C _L = 30 pF,		14	20	ns
tPHL	Propagation delay time, high- to low-level output	Terminar		See Figure 1		14	20	
^t PLH	Propagation delay time, low- to high-level output	Bus	Terminal	C _L = 30 pF,		10	20	ns
^t PHL	Propagation delay time, high- to low-level output		Terminal	See Figure 2		15	22	112
^t PZH	Output enable time to high level	TE				25	35	
^t PHZ	Output disable time from high level		TE	BUS	Coo Figure 2		13	22
^t PZL	Output enable time to low level] '-	803	See Figure 3		22	35	ns
tPLZ	Output disable time from low level	1				22	32	
^t PZH	Output enable time to high level					20	30	
^t PHZ	Output disable time from high level	TE TE	Townsians	Coo Figure 4		12	20	
tPZL	Output enable time to low level] '=	Terminal	See Figure 4		23	32	ns
tPLZ	Output disable time from low level	1				19	30	
t _{en}	Output pullup enable time	DE .	Due	Coo Figuro F		15	22	
^t dis	Output pullup disable time	PE	Bus	See Figure 5		13	20	ns

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_{\Gamma} \leq$ 6 ns, $t_{f} \leq$ ns, $Z_{O} =$ 50 Ω .
 - B. C_L includes probe and jig capacitance.

Figure 1. Terminal-to-Bus Test Circuit and Voltage Waveforms




- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_{\Gamma} \leq$ 6 ns, $t_{f} \leq$ ns, $Z_{O} = 50 \Omega$.
 - B. C_L includes probe and jig capacitance.

Figure 2. Bus-to-Terminal Test Circuit and Voltage Waveforms




PARAMETER MEASUREMENT INFORMATION



- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_{\Gamma} \leq$ 6 ns, $t_{\tilde{\Gamma}} \leq$ ns, $z_{\tilde{C}} =$ 50 Ω .
 - B. C_L includes probe and jig capacitance.


Figure 3. TE-to-Bus Test Circuit and Voltage Waveforms



- NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_{\Gamma} \leq$ 6 ns, $t_{f} \leq$ ns, $Z_{O} = 50 \Omega$.
 - B. CL includes probe and jig capacitance.

Figure 4. TE-to-Terminal Test Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION



NOTES: A. The input pulse is supplied by a generator having the following characteristics: PRR \leq 1 MHz, 50% duty cycle, $t_f \leq$ 6 ns, $t_f \leq$ ns, $t_O = 50 \Omega$.

B. CL includes probe and jig capacitance.

Figure 5. PE-to-Bus Pullup Test Circuit and Voltage Waveforms



TYPICAL CHARACTERISTICS

TERMINAL I/O PORTS HIGH-LEVEL OUTPUT VOLTAGE vs **HIGH-LEVEL OUTPUT CURRENT** 4 $V_{CC} = 5 V$ T_A = 25°C 3.5 V_{OH} - High-Level Output Voltage - V 3 2.5 2 1.5 1 0.5 0 0 -5 -10 -15 -20 -25 -30 -35 -40 IOH - High-Level Output Current - mA

Figure 6

TERMINAL I/O PORTS LOW-LEVEL OUTPUT VOLTAGE **LOW-LEVEL OUTPUT CURRENT** 0.6 $V_{CC} = 5 V$ T_A = 25°C V_{OL} - Low-Level Output Voltage - V 0.5 0.4 0.3 0.2 0.1

TERMINAL I/O PORTS OUTPUT VOLTAGE

0

0

10

20

30


IOL - Low-Level Output Current - mA

Figure 7

40

50

60






TYPICAL CHARACTERISTICS

GPIB I/O PORTS HIGH-LEVEL OUTPUT VOLTAGE **HIGH-LEVEL OUTPUT CURRENT** 0 $V_{CC} = 5 V$ $T_A = 25^{\circ}C$ VOH - High-Level Output Voltage - V 3 2 0 0 -10-50-20 -40-30-60IOH - High-Level Output Current - mA

Figure 9



GPIB I/O PORTS

LOW-LEVEL OUTPUT VOLTAGE

vs

LOW-LEVEL OUTPUT CURRENT





Figure 10



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated