



## **www.Jameco.com** ✦ **1-800-831-4242**

The content and copyrights of the attached material are the property of its owner.

#### Jameco Part Number 764828





SLUS157E − DECEMBER 1999 − REVISED APRIL 2006

## BICMOS ADVANCED PHASE-SHIFT **PWM CONTROLLER**

## **FEATURES**

- $\overline{\bullet}$ **Programmable Output Turn-on Delay**
- $\bullet$ **Adaptive Delay Set**
- $\bullet$ **Bidirectional Oscillator Synchronization**
- $\bullet$  **Voltage-Mode, Peak Current-Mode, or Average Current-Mode Control**
- $\bullet$  **Programmable Softstart/Softstop and Chip Disable via a Single Pin**
- $\bullet$ **0% to 100% Duty-Cycle Control**
- $\bullet$ **7-MHz Error Amplifier**
- $\bullet$ **Operation to 1 MHz**
- $\bullet$ **Typical 5-mA Operating Current at 500 kHz**
- $\bullet$ **Very Low 150-**µ**A Current During UVLO**

## **APPLICATIONS**

- $\bullet$ **Phase-Shifted Full-Bridge Converters**
- $\bullet$ **Off-Line, Telecom, Datacom and Servers**
- $\bullet$ **Distributed Power Architecture**
- $\bullet$ **High-Density Power Modules**

## **DESCRIPTION**

The UCC3895 is a phase-shift PWM controller that implements control of a full-bridge power stage by phase shifting the switching of one half-bridge with respect to the other. It allows constant frequency pulse-width modulation in conjunction with resonant zero-voltage switching to provide high efficiency at high frequencies. The part can be used either as a voltage-mode or current-mode controller.

While the UCC3895 maintains the functionality of the UC3875/6/7/8 family and UC3879, it improves on that controller family with additional features such as enhanced control logic, adaptive delay set, and shutdown capability. Since it is built using the BCDMOS process, it operates with dramatically less supply current than it's bipolar counterparts. The UCC3895 can operate with a maximum clock frequency of 1 MHz.



UDG−03123



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



### **ORDERING INFORMATION**



(1) The DW, PW and Q packages are available taped and reeled. Add TR suffix to device

type (e.g. UCC2895DWTR) to order quantities of 2000 devices per reel for DW.







### **ABSOLUTE MAXIMUM RATINGS**

 $-40^{\circ}$ C ≤ T<sub>A</sub> ≤ 85°C, all voltage values are with respect to the network ground terminal unless otherwise noted. (2)



 $(2)$  Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to Absolute Maximum Rated conditions for extended periods may affect device reliability

## **RECOMMENDED OPERATING CONDITIONS**



(3) It is not recommended that the device operate under conditions beyond those specified in this table for extended periods of time.



# UCC1895 UCC2895 **UCC3895**<br>slus157E – december 1999 – revised april 2006

**ELECTRICAL CHARACTERISTICS**  $V_{DD}$  = 12 V, R<sub>T</sub> = 82 kΩ, C<sub>T</sub> = 220 pF, R<sub>DELAB</sub> = 10 kΩ, R<sub>DELCD</sub> = 10 kΩ, C<sub>REF</sub> = 0.1 µF,  $\rm C_{VDD}$  =  $\,$  0.1  $\rm \mu$ F and no load on the outputs, T $_{\rm A}$  = T $_{\rm J}$ . T $_{\rm A}$  = 0°C to 70°C for UCC3895x, T $_{\rm A}$  = –40°C to 85°C for UCC2895x and TA = –55°C to 125°C for the UCC1895x. (unless otherwise noted)



(1) Ensured by design. Not production tested.



**ELECTRICAL CHARACTERISTICS**  $V_{DD}$  = 12 V, R<sub>T</sub> = 82 kΩ, C<sub>T</sub> = 220 pF, R<sub>DELAB</sub> = 10 kΩ, R<sub>DELCD</sub> = 10 kΩ, C<sub>REF</sub> = 0.1 µF,  $C<sub>VDD</sub> = 0.1 \mu F$  and no load on the outputs, T<sub>A</sub> = T<sub>J</sub>. T<sub>A</sub> = 0°C to 70°C for UCC3895x, T<sub>A</sub> = −40°C to 85°C for UCC2895x and TA = −55°C to 125°C for the UCC1895x. (unless otherwise noted)

<b>PARAMETER</b>		<b>TEST CONDITIONS</b>		<b>MIN</b>	<b>TYP</b>	<b>MAX</b>	<b>UNITS</b>
<b>CURRENT SENSE</b>							
<sup>I</sup> CS(bias)	Current sense bias current	$0 V < CS < 2.5 V$ ,	$0 \text{ V}$ ADS $< 2.5 \text{ V}$	$-4.5$		20	μA
	Peak current threshold			1.90	2.00	2.10	$\vee$
	Overcurrent threshold			2.4	2.5	2.6	$\vee$
	Current sense to output delay	$0V \leq CS \leq 2.3 V$ ,	DELAB=DELCD=REF		75	110	ns
<b>SOFT-START/SHUTDOWN</b>							
<b>SOURCE</b>	Softstart source current	$SS/DISB = 3.0 V$ ,	$CS = 1.9 V$	$-40$	$-35$	$-30$	μA
<b>ISINK</b>	Softstart sink current	$SS/DISB = 3.0 V,$	$CS = 2.6 V$	325	350	375	μA
	Softstart/disable comparator threshold			0.44	0.50	0.56	$\vee$
<b>ADAPTIVE DELAY SET (ADS)</b>							
	DELAB/DELCD output voltage	$ADS = CS = 0 V$		0.45	0.50	0.55	$\vee$
		$ADS = 0 V$ ,	$CS = 2.0 V$	1.9	2.0	2.1	$\vee$
<sup>t</sup> DELAY	Output delay(1)(3)	$ADS = CS = 0 V$		450	560	620	ns
	ADS bias current	$0 V <$ ADS < 2.5 V.	0 V < CS < 2.5 V	$-20$		20	μA
<b>OUTPUT</b>							
VOH	High-level output voltage (all outputs)	$I_{\text{OUT}} = -10 \text{ mA}$ ,	VDD to output		250	400	mV
VOL	Low-level output voltage (all outputs)	$IOIJT = 10 mA$			150	250	mV
<sup>t</sup> R	Rise time $(1)$	$CLOAD = 100 pF$			20	35	ns
tF	Fall time $(1)$	$CLOAD = 100 pF$			20	35	ns

(1) Ensured by design. Not production tested.

(2) Minimum phase shift is defined as:

$$
\Phi = 180 \times \frac{t_{\text{f (OUTC)}} - t_{\text{f (OUTA)}}}{t_{\text{PERIOD}}} \text{ or } \Phi = 180 \times \frac{t_{\text{f (OUTC)}} - t_{\text{f (OUTB)}}}{t_{\text{PERIOD}}} \text{ where}
$$

t f(OUTA) = falling edge of OUTA signal, tf(OUTB) = falling edge of OUTB signal

t f(OUTC) = falling edge of OUTC signal, tf(OUTD) = falling edge of OUTD signal

t PERIOD = period of OUTA or OUTB signal

(3) Output delay is measured between OUTA/OUTB or OUTC/OUTD. Output delay is defined as shown below where:

t<sub>f(OUTA)</sub> = falling edge of OUTA signal, t<sub>r(OUTB)</sub> = rising edge of OUTB signal





Same applies to OUTB and OUTD **Same applies to OUTC and OUTD** 



# UCC1895 UCC2895 **UCC3895**<br>slus157E – december 1999 – revised april 2006

**ELECTRICAL CHARACTERISTICS**  $V_{DD}$  = 12 V, R<sub>T</sub> = 82 kΩ, C<sub>T</sub> = 220 pF, R<sub>DELAB</sub> = 10 kΩ, R<sub>DELCD</sub> = 10 kΩ, C<sub>REF</sub> = 0.1 µF,  $C<sub>VDD</sub> = 0.1 \mu F$  and no load on the outputs,  $T_A = T_J$ .  $T_A = 0^\circ C$  to 70°C for UCC3895x,  $T_A = -40^\circ C$  to 85°C for UCC2895x and TA = 55°C to 125°C for the UCC1895x. (unless otherwise noted)



## **TERMINAL FUNCTIONS**





### **BLOCK DIAGRAM**









**Figure 2. Adaptive Delay Set Block Diagram**



UDG−03132

**Figure 3. Delay Block Diagram (One Delay Block Per Outlet)**

## **DETAILED PIN DESCRIPTION**

#### **Adaptive Delay Set (ADS)**

This function sets the ratio between the maximum and minimum programmed output-delay dead time. When the ADS pin is directly connected to the CS pin, no delay modulation occurs. The maximum delay modulation occurs when ADS is grounded. In this case, delay time is four times longer when CS = 0 than when CS = 2.0 V (the peak-current threshold), ADS changes the output voltage on the delay pins DELAB and DELCD by the following formula:

$$
V_{DEL} = [0.75 \times (V_{CS} - V_{ADS})] + 0.5 V
$$
 (1)

where  $V_{CS}$  and  $V_{ADS}$  are in volts. ADS must be limited to between 0 V and 2.5 V and must be less than or equal to CS. DELAB and DELCD are clamped to a minimum of 0.5 V.

#### **Current Sense (CS)**

The inverting input of the current-sense comparator and the non-inverting input of the overcurrent comparator and the ADS amplifier. The current sense signal is used for cycle-by-cycle current limiting in peak current mode control, and for overcurrent protection in all cases with a secondary threshold for output shutdown. An output disable initiated by an overcurrent fault also results in a restart cycle, called soft stop, with full soft start.

#### **Oscillator Timing Capacitor (CT)**

The UCC3895's oscillator charges CT via a programmed current. The waveform on  $C_T$  is a sawtooth, with a peak voltage of 2.35 V. The approximate oscillator period is calculated by the following formula:

$$
t_{\rm OSC} = \frac{5 \times R_{\rm T} \times C_{\rm T}}{48} + 120 \text{ ns}
$$
 (2)

where C<sub>T</sub> is in Farads, and R<sub>T</sub> is in Ohms and t<sub>OSC</sub> is in seconds. C<sub>T</sub> can range from 100 pF to 880 pF.

**NOTE:** A large  $C_T$  and a small  $R_T$  combination results in extended fall times on the  $C_T$  waveform. The increased fall time increases the SYNC pulse width, hence limiting the maximum phase shift between OUTA, OUTB and OUTC, OUTD outputs, which limits the maximum duty cycle of the converter. (Refer to Figure 1)

#### **Delay Programming Between Complementary Outputs (DELAB, DELCD)**

DELAB programs the dead time between switching of OUTA and OUTB, and DELCD programs the dead time between OUTC and OUTD. This delay is introduced between complementary outputs in the same leg of the external bridge. The UCC2895N allows the user to select the delay, in which the resonant switching of the external power stages takes place. Separate delays are provided for the two half-bridges to accommodate differences in resonant-capacitor charging currents. The delay in each stage is set according to the following formula:

$$
t_{\text{DELAY}} = \frac{(25 \times 10^{-12}) \times R_{\text{DEL}}}{V_{\text{DEL}}} + 25 \text{ ns}
$$
 (3)

where V<sub>DEL</sub> (V), and R<sub>DEL</sub> is in (Ω) and t<sub>DELAY</sub> is in seconds. DELAB and DELCD can source about 1 mA maximum. Choose the delay resistors so that this maximum is not exceeded. Programmable output delay is defeated by tying DELAB and/or DELCD to REF. For an optimum performance keep stray capacitance on these pins at less than 10 pF.



## **DETAILED PIN DESCRIPTION (continued)**

#### **Error Amplifier (EAOUT), (EAP), (EAN)**

EAOUT connected internally to the non-inverting input of the PWM comparator and the no-load comparator. EAOUT is internally clamped to the soft-start voltage. The no-load comparator shuts down the output stages when EAOUT falls below 500 mV, and allows the outputs to turn on again when EAOUT rises above 600 mV.

EAP is the non−inverting and the EAN is the inverting input to the error amplifier.

#### **Output MOSFET Drivers (OUTA, OUTB, OUTC, OUTD)**

The 4 outputs are 100-mA complementary MOS drivers, and are optimized to drive MOSFET driver circuits. OUTA and OUTB are fully complementary, (assuming no programming delay). They operate near 50% duty cycle and one-half the oscillator frequency. OUTA and OUTB are intended to drive one half-bridge circuit in an external power stage. OUTC and OUTD drive the other half-bridge and have the same characteristics as OUTA and OUTB. OUTC is phase shifted with respect to OUTA, and OUTD is phase shifted with respect to OUTB.

**NOTE:** Changing the phase relationship of OUTC and OUTD with respect to OUTA and OUTB requires other than the nominal 50% duty ratio on OUTC and OUTD during those transients.

#### **Power Ground (PGND)**

To keep output switching noise from critical analog circuits, the UCC3895 has two different ground connections. PGND is the ground connection for the high-current output stages. Both GND and PGND must be electrically tied together. Also, since PGND carries high current, board traces must be low impedance.

#### **Inverting Input of the PWM Comparator (RAMP)**

This pin receives either the  $C<sub>T</sub>$  waveform in voltage and average current-mode controls, or the current signal (plus slope compensation) in peak current-mode control.

#### **Voltage Reference (REF)**

The 5  $V, \pm 1.2\%$  reference supplies power to internal circuitry, and can also supply up to 5 mA to external loads. The reference is shut down during undervoltage lockout but is operational during all other disable modes. For best performance, bypass with a 0.1-µF, low-ESR, low-ESL capacitor to GND. Do not use more than 0.47 mF of total capacitance on this pin. To ensure the stability of the internal reference.

#### **Oscillator Timing Resistor (RT)**

The oscillator in the UCC3895 operates by charging an external timing capacitor,  $C_T$ , with a fixed current programmed by  $R_T$ .  $R_T$  current is calculated as follows:

$$
I_{RT}(A) = \frac{3.0 \text{ V}}{R_{T}(\Omega)}
$$
(4)

R<sub>T</sub> can range from 40 kΩ to 120 kΩ. Soft-start charging and discharging currents are also programmed by I<sub>RT</sub> (Refer to Figure 1).

#### **Analog Ground (GND)**

This pin is the chip ground for all internal circuits except the output stages.



## **DETAILED PIN DESCRIPTION (continued)**

### **Soft-Start/Disable (SS/DISB)**

This pin combines two independent functions.

**Disable Mode**: A rapid shutdown of the chip is accomplished by externally forcing SS/DISB below 0.5 V, externally forcing REF below 4 V, or if VDD drops below the undervoltage lockout threshold. In the case of REF being pulled below 4 V or an undervoltage condition, SS/DISB is actively pulled to ground via an internal MOSFET switch.

If an overcurrent fault is sensed  $(CS = 2.5 V)$ , a soft-stop is initiated. In this mode, SS/DISB sinks a constant current of (10  $\times$  I<sub>RT</sub>). The soft-stop continues until SS/DISB falls below 0.5 V. When any of these faults are detected, all outputs are forced to ground immediately.

**NOTE:**If SS/DISB is forced below 0.5 V, the pin starts to source current equal to  $I_{RT}$ . The only time the part switches into low  $I_{DD}$  current mode, though, is when the part is in undervoltage lockout.

**Soft-start Mode:** After a fault or disable condition has passed, VDD is above the start threshold, and/or SS/DISB falls below 0.5 V during a soft-stop, SS/DISB switches to a soft-start mode. The pin then sources current, equal to  $I_{RT}$ . A user-selected resistor/capacitor combination on SS/DISB determines the soft start time constant.

**NOTE:** SS/DISB actively clamps the EAOUT pin voltage to approximately the SS/DISB pin voltage during both soft-start, soft-stop, and disable conditions.

#### **Oscillator Synchronization (SYNC)**

This pin is bidirectional (refer to Figure 1). When used as an output, SYNC can be used as a clock, which is the same as the device's internal clock. When used as an input, SYNC overrides the chip's internal oscillator and act as it's clock signal. This bidirectional feature allows synchronization of multiple power supplies. Also, the SYNC signal internally discharge the  $C_T$  capacitor and any filter capacitors that are present on the RAMP pin. The internal SYNC circuitry is level sensitive, with an input-low threshold of 1.9 V, and an input-high threshold of 2.1 V. A resistor as small as 3.9 k $\Omega$  may be tied between SYNC and GND to reduce the sync pulse width.

#### **Chip Supply (VDD)**

This is the input pin to the chip. VDD must be bypassed with a minimum of 1.0 µF low ESR, low ESL capacitor to ground.



## **APPLICATION INFORMATION**

#### **Programming DELAB, DELCD and the Adaptive Delay Set**

The UCC2895N allows the user to set the delay between switch commands within each leg of the full-bridge power circuit according to equations:

$$
t_{\text{DELAY}} = \frac{(25 \times 10^{-12}) \times R_{\text{DEL}}}{V_{\text{DEL}}} + 25 \text{ ns}
$$
\n(5)

From this equaiton VDEL is determined in conjunction with teh desire to use (or not) the adaptive delay set feature from the folowing formula:

$$
V_{DEL} = \left[0.75 \times \left(V_{CS} - V_{ADS}\right)\right] + 0.5 \text{ V}
$$
\n(6)

The following diagram illustrates the resistors needed to program the delay periods and the adaptive delay set function.



**Figure 4. Programming Adaptive Delay Set**

The adaptive delay set feature (ADS) allows the user to vary the delay times between switch commands within each of the converter's two legs. The delay-time modulation is implemented by connecting ADS (pin 11) to CS, GND, or a resistive divider from CS through ADS to GND to set VADS as shown in Figure 1. From equation (5) for  $V_{DEL}$ , if ADS is tied to GND then  $V_{DEL}$  rises in direct proportion to  $V_{CS}$ , causing a decrease in t<sub>DELAY</sub> as the load increases. In this condition, the maximum value of  $V_{DEL}$  is 2 V.

If ADS is connected to a resistive divider between CS and GND, the term (V<sub>CS</sub>−V<sub>ADS</sub>) becomes smaller, reducing the level of  $V_{\text{DEL}}$ . This decreases the amount of delay modulation. In the limit of ADS tied to CS,  $V<sub>DFL</sub> = 0.5 V$  and no delay modulation occurs. Figure 5 graphically shows the delay time vs. load for varying adaptive delay set feature voltages ( $V_{ADS}$ ).

In the case of maximum delay modulation (ADS=GND), when the circuit goes from light load to heavy load, the variation of  $V_{\text{DEL}}$  is from 0.5 V to 2 V. This causes the delay times to vary by a 4:1 ratio as the load is changed.

The ability to program an adaptive delay is a desirable feature because the optimum delay time is a function of the current flowing in the primary winding of the transformer, and can change by a factor of 10:1 or more as circuit loading changes. Reference<sup>[5]</sup> describes the many interrelated factors for choosing the optimum delay times for the most efficient power conversion, and illustrates an external circuit to enable adaptive delay set using the UC3879. Implementing this adaptive feature is simplified in the UCC3895 controller, giving the user the ability to tailor the delay times to suit a particular application with a minimum of external parts.



## **APPLICATION INFORMATION**







**Figure 6. UCC3895 Timing Diagram (No Output Delay Shown, COMP to RAMP offset not included)**









## **TYPICAL CHARACTERISTICS**



#### **REFERENCES**

- 1. M. Dennis, A Comparison Between the BiCMOS UCC3895 Phase Shift Controller and the UC3875 Application Note (SLUA246).
- 2. L. Balogh, The Current–Doubler Rectifier: An Alternative Rectification Technique for Push–Pull and Bridge Converters Application Note (SLUA121).
- 3. W. Andreycak, Phase Shifted, Zero Voltage Transition Design Considerations, Application Note (SLUA107).
- 4. L. Balogh, The New UC3879 Phase Shifted PWM Controller Simplifies the Design of Zero Voltage Transition Full−Bridge Converters, Application Note (SLUA122).
- 5. L. Balogh, Design Review: 100 W, 400 kHz, dc-to-dc Converter with Current Doubler Synchronous Rectification Achieves 92% Efficiency, Unitrode Power Supply Design Seminar Manual, SEM−1100, 1996, Topic 2.
- 6. UC3875 Phase Shift Resonant Controller, Datasheet, (SLUS229).
- 7. UC3879 Phase Shift Resonant Controller, Datasheet, (SLUS230).
- 8. UCC3895EVM−1, "Configuring the UCC3895 for direct Control Driven Synchronous Rectification, (Texas Instrument's Literature Number SLUU109A)
- 9. UCC3895, CD Output Asymetrical Duty Cycle Operation, (Texas Instrument's Literature Number SLUA275)
- 10. Texas Instrument's Literature Number SLUA323
- 11. Synchronous Rectifiers of a Current Doubler, (Texas Instrument's Literature Number SLUA287)



## **REVISION TABLE**





#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:



Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright 2006, Texas Instruments Incorporated