

8-Bit, 40/80/100 MSPS Dual A/D Converter

AD9288

FEATURES

Dual 8-bit, 40 MSPS, 80 MSPS, and 100 MSPS ADC Low power: 90 mW at 100 MSPS per channel On-chip reference and track-and-hold 475 MHz analog bandwidth each channel SNR = 47 dB @ 41 MHz 1 V p-p analog input range each channel Single 3.0 V supply operation (2.7 V to 3.6 V) Standby mode for single-channel operation Twos complement or offset binary output mode Output data alignment mode Pin-compatible 10-bit upgrade available

APPLICATIONS

Battery-powered instruments Hand-held scopemeters Low cost digital oscilloscopes I and Q communications

GENERAL DESCRIPTION

The AD9288 is a dual 8-bit monolithic sampling analog-todigital converter with on-chip track-and-hold circuits. It is optimized for low cost, low power, small size, and ease of use. The product operates at a 100 MSPS conversion rate with outstanding dynamic performance over its full operating range. Each channel can be operated independently.

The ADC requires only a single 3.0 V (2.7 V to 3.6 V) power supply and an Encode clock for full-performance operation. No external reference or driver components are required for many applications. The digital outputs are TTL/CMOS-compatible, and a separate output power supply pin supports interfacing with 3.3 V or 2.5 V logic.

FUNCTIONAL BLOCK DIAGRAM

The Encode input is TTL/CMOS-compatible, and the 8-bit digital outputs can be operated from 3.0 V (2.5 V to 3.6 V) supplies. User-selectable options offer a combination of standby modes, digital data formats, and digital data timing schemes. In standby mode, the digital outputs are driven to a high impedance state.

Fabricated on an advanced CMOS process, the AD9288 is available in a 48-lead surface-mount plastic package (7 mm × 7 mm, 1.4 mm LQFP) specified over the industrial temperature range (–40°C to +85°C). The AD9288 is pin-compatible with the 10-bit AD9218, facilitating future system migrations.

 or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners. Rev. C Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication

AD9288* Product Page Quick Links

Last Content Update: 11/01/2016

[Comparable Parts](http://www.analog.com/parametricsearch/en/10785?doc=ad9288.pdf&p0=1&lsrc=pst)¹

View a parametric search of comparable parts

[Documentation](http://www.analog.com/ad9288/documentation?doc=ad9288.pdf&p0=1&lsrc=doc)^[C]

Application Notes

- AN-302: Exploit Digital Advantages in an SSB Receiver
- AN-835: Understanding High Speed ADC Testing and Evaluation

Data Sheet

• AD9288: 8-Bit, 40/80/100 MSPS Dual A/D Converter Data Sheet

[Tools and Simulations](http://www.analog.com/ad9288/tools?doc=ad9288.pdf&p0=1&lsrc=tools)

• AD9288 IBIS Models

[Reference Materials](http://www.analog.com/ad9288/referencematerials?doc=ad9288.pdf&p0=1&lsrc=rm)¹

Technical Articles

- Correlating High-Speed ADC Performance to Multicarrier 3G Requirements
- DNL and Some of its Effects on Converter Performance
- Single Chip Realizes Direct-Conversion Rx

[Design Resources](http://www.analog.com/ad9288/designsources?doc=ad9288.pdf&p0=1&lsrc=dr)^[D]

- AD9288 Material Declaration
- PCN-PDN Information
- Quality And Reliability
- Symbols and Footprints

[Discussions](http://www.analog.com/ad9288/discussions?doc=ad9288.pdf&p0=1&lsrc=disc) \Box

View all AD9288 EngineerZone Discussions

[Sample and Buy](http://www.analog.com/ad9288/sampleandbuy?doc=ad9288.pdf&p0=1&lsrc=sb) \Box

Visit the product page to see pricing options

[Technical Support](http://www.analog.com/support/technical-support.html?doc=ad9288.pdf&p0=1&lsrc=techs)^[1]

Submit a technical question or find your regional support number

^{*} This page was dynamically generated by Analog Devices, Inc. and inserted into this data sheet. Note: Dynamic changes to the content on this page does not constitute a change to the revision number of the product data sheet. This content may be frequently modified.

TABLE OF CONTENTS

REVISION HISTORY

12/04—Rev. B to Rev. C

$1/01$ —Rev. 0 to Rev. A

2/99-Revision 0: Initial Version

SPECIFICATIONS

 $V_{DD} = 3.0$ V; $V_D = 3.0$ V, differential input; external reference, unless otherwise noted.

Table 1.

 \overline{a}

¹ Gain error and gain temperature coefficient are based on the ADC only (with a fixed 1.25 V external reference).
² t_v and t_Po are measured from the 1.5 V level of the Encode input to the 10%/90% levels of the dig an ac load of 10 pF or a dc current of ± 40 µA.
³ Digital supply current based on Vea = 3.0 V ou

 3 Digital supply current based on V $_{\text{DD}}$ = 3.0 V output drive with < 10 pF loading under dynamic test conditions.
4 Power dissination measured under the following conditions: f. – 100 MSPS, analog input is –0.7 dBFS

⁴ Power dissipation measured under the following conditions: f_S= 100 MSPS, analog input is –0.7 dBFS, both channels in operation.
⁵ Standby dissipation calculated with Encode clock in operation

⁵ Standby dissipation calculated with Encode clock in operation.

EXPLANATION OF TEST LEVELS

⁶ SNR/harmonics based on an analog input voltage of –0.7 dBFS referenced to a 1.024 V full-scale input range.

TIMING DIAGRAMS

ABSOLUTE MAXIMUM RATINGS

Table 2.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions outside of those indicated in the operation sections of this specification is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Table 3.

TYPICAL PERFORMANCE CHARACTERISTICS

Figure 6. Spectrum: $f_s = 100$ MSPS, $f_{IN} = 10$ MHz, Single-Ended Input

Figure 7. Spectrum: $f_s = 100$ MSPS, $f_{IN} = 41$ MHz, Single-Ended Input

Figure 8. Spectrum: $f_s = 100$ MSPS, $f_{IN} = 76$ MHz, Single-Ended Input

Figure 9. Harmonic Distortion vs. AIN Frequency

Figure 10. Two-Tone Intermodulation Distortion

Figure 11. SINAD/SNR vs. A_{IN} Frequency

Figure 14. ADC Frequency Response: $f_s = 100$ MSPS

Figure 17. ADC Gain vs. Temperature (with External 1.25 V Reference)

Figure 19. Differential Nonlinearity

Figure 20. Voltage Reference Out vs. Current Load

TEST CIRCUITS

Figure 21. Equivalent Analog Input Circuit

Figure 22. Equivalent Reference Input Circuit

Figure 23. Equivalent Encode Input Circuit

Figure 24. Equivalent Digital Output Circuit

Figure 25. Equivalent Reference Output Circuit

TERMINOLOGY

Analog Bandwidth (Small Signal)

The analog input frequency at which the spectral power of the fundamental frequency (as determined by the FFT analysis) is reduced by 3 dB.

Aperture Delay

The delay between a 50% crossing of Encode and the instant at which the analog input is sampled.

Aperture Uncertainty (Jitter)

The sample-to-sample variation in aperture delay.

Differential Nonlinearity

The deviation of any code from an ideal 1 LSB step.

Encode Pulse Width/Duty Cycle

Pulse width high is the minimum amount of time that the Encode pulse should be left in Logic 1 state to achieve rated performance; pulse width low is the minimum time Encode pulse should be left in low state. At a given clock rate, these specs define an acceptable Encode duty cycle.

Integral Nonlinearity

The deviation of the transfer function from a reference line measured in fractions of 1 LSB using a "best straight line" determined by a least square curve fit.

Minimum Conversion Rate

The Encode rate at which the SNR of the lowest analog signal frequency drops by no more than 3 dB below the guaranteed limit.

Maximum Conversion Rate

The Encode rate at which parametric testing is performed.

Output Propagation Delay

The delay between a 50% crossing of Encode and the time when all output data bits are within valid logic levels.

Power Supply Rejection Ratio

The ratio of a change in input offset voltage to a change in power supply voltage.

Signal-to-Noise-and-Distortion (SINAD)

The ratio of the rms signal amplitude (set at 1 dB below full scale) to the rms value of the sum of all other spectral components, including harmonics but excluding dc.

Signal-to-Noise Ratio (SNR)

The ratio of the rms signal amplitude (set at 1 dB below full scale) to the rms value of the sum of all other spectral components, excluding the first five harmonics and dc.

Spurious-Free Dynamic Range (SFDR)

The ratio of the rms signal amplitude to the rms value of the peak spurious spectral component. The peak spurious component may or may not be a harmonic. May be reported in dBc (i.e., degrades as signal level is lowered), or in dBFS (always related back to converter full scale).

Two-Tone Intermodulation Distortion Rejection Two-Tone SFDR

The ratio of the rms value of either input tone to the rms value of the peak spurious component. The peak spurious component may or may not be an IMD product. May be reported in dBc (i.e., degrades as signal level is lowered), or in dBFS (always related back to converter full scale).

Worst Harmonic

The ratio of the rms value of either input tone to the rms value of the worst third order intermodulation product; reported in dBc.

THEORY OF OPERATION

The AD9288 ADC architecture is a bit-per-stage pipeline-type converter utilizing switch capacitor techniques. These stages determine the 5 MSBs and drive a 3-bit flash. Each stage provides sufficient overlap and error correction, allowing optimization of comparator accuracy. The input buffers are differential, and both sets of inputs are internally biased. This allows the most flexible use of ac or dc and differential or single-ended input modes. The output staging block aligns the data, carries out the error correction, and feeds the data to output buffers. The set of output buffers are powered from a separate supply, allowing adjustment of the output voltage swing. There is no discernible difference in performance between the two channels.

USING THE AD9288

Good high speed design practices must be followed when using the AD9288. To obtain maximum benefit, decoupling capacitors should be physically as close as possible to the chip, minimizing trace and via inductance between chip pins and capacitor (0603 surface-mount capacitors are used on the AD9288/PCB evaluation board). It is recommended to place a 0.1 µF capacitor at each power-ground pin pair for high frequency decoupling, and to include one 10 µF capacitor for local low frequency decoupling. The VREF IN pin should also be decoupled by a 0.1 µF capacitor. It is also recommended to use a split power plane and a contiguous ground plane (see the [Evaluation Board](#page-16-1) section). Data output traces should be short (< 1 inch), minimizing on-chip noise at switching.

ENCODE INPUT

Any high speed A/D converter is extremely sensitive to the quality of the sampling clock provided by the user. A track-andhold circuit is essentially a mixer. Any noise, distortion, or timing jitter on the clock is combined with the desired signal at the A/D output. For that reason, considerable care has been taken in the design of the Encode (Clock) input of the AD9288, and the user is advised to give commensurate thought to the clock source. The Encode input is fully TTL/CMOS-compatible.

DIGITAL OUTPUTS

The digital outputs are TTL/CMOS-compatible for lower power consumption. During standby, the output buffers transition to a high impedance state. A data format selection option supports either twos complement (set high) or offset binary output (set low) formats.

ANALOG INPUT

The analog input to the AD9288 is a differential buffer. For best dynamic performance, impedance at A_{IN} and $\overline{A_{IN}}$ should match. Special care was taken in the design of the analog input stage of the AD9288 to prevent damage and corruption of data when

the input is overdriven. The nominal input range is 1.024 V p-p centered at $V_D \times 0.3$.

VOLTAGE REFERENCE

A stable and accurate 1.25 V voltage reference is built into the AD9288 (REF_{OUT}). In normal operation, the internal reference is used by strapping Pins 5 ($REF_{IN}A$) and 7 ($REF_{IN}B$) to Pin 6 (REFOUT). The input range can be adjusted by varying the reference voltage applied to the AD9288. No appreciable degradation in performance occurs when the reference is adjusted ±5%. The full-scale range of the ADC tracks reference voltage, which changes linearly.

TIMING

The AD9288 provides latched data outputs, with four pipeline delays. Data outputs are available one propagation delay (t_{PD}) after the rising edge of the Encode command (see [Figure 2,](#page-5-1) [Figure 3,](#page-5-2) and [Figure 4\)](#page-6-0). The length of the output data lines and loads placed on them must be minimized to reduce transients within the AD9288. These transients can detract from the converter's dynamic performance.

The minimum guaranteed conversion rate of the AD9288 is 1 MSPS. At clock rates below 1 MSPS, dynamic performance degrades. Typical power-up recovery time after standby mode is 15 clock cycles.

USER-SELECTABLE OPTIONS

Two pins are available for a combination of operational modes. These options allow the user to place both channels, excluding the reference, into standby mode, or just the B channel. Both modes place the output buffers and clock inputs into high impedance states.

The other option allows the user to skew the B channel output data by 1/2 of a clock cycle. In other words, if two clocks are fed to the AD9288 and are 180° out of phase, enabling the data align allows Channel B output data to be available at the rising edge of Clock A. If the same Encode clock is provided to both channels and the data align pin is enabled, then output data from Channel B is 180° out of phase with respect to Channel A. If the same Encode clock is provided to both channels and the data align pin is disabled, both outputs are delivered on the same rising edge of the clock.

Table 4. User-Selectable Options

S1	S2	Option
0	Ω	Standby Both Channels A and B.
0		Standby Channel B Only.
1	0	Normal Operation (Data Align Disabled).
1		Data Align Enabled (data from both channels avail- able on rising edge of Clock A. Channel B data is delayed a 1/2 clock cycle).

AD9218/AD9288 CUSTOMER PCB BOM

Table 5. Bill of Materials

¹ P2, P3 are implemented as one physical 80-pin connector SAMTEC TSW-140-08-L-D-RA.
² AD9288/PCB populated with AD9288-100.
³ To use optional amp: place R22, R23, R30, R24, R16, R29, remove R4, R36.

 \overline{a}

EVALUATION BOARD

The AD9218/AD9288 customer evaluation board offers an easy way to test the AD9218 or the AD9288. The compatible pinout of the two parts facilitates the use of one PCB for testing either part. The PCB requires power supplies, a clock source, and a filtered analog source for most ADC testing required.

POWER CONNECTOR

Power is supplied to the board via a detachable 12-lead power strip. The minimum 3 V supplies required to run the board are $\rm V_{\scriptscriptstyle{DD}}$ V_{DL}, and V_{DD}. To allow the use of the optional amplifier path, ±5 V supplies are required.

ANALOG INPUTS

Each channel has an independent analog path that uses a wideband transformer to drive the ADC differentially from a single-ended sine source at the input SMAs. The transformer paths can be bypassed to allow the use of a dc-coupled path by using two AD8138 op amps with a simple board modification. The analog input should be band-pass filtered to remove any harmonics in the input signal and to minimize aliasing.

VOLTAGE REFERENCE

The AD9288 has an internal 1.25 V voltage reference; an external reference for each channel can be used instead by connecting two external voltage references at the power connector and setting jumpers at E18 and E19. The evaluation board is shipped configured for internal reference mode.

CLOCKING

Each channel can be clocked by a common clock input at SMA input ENCODE A/B. The channels can also be clocked independently by a simple board modification. The clock input should be a low jitter sine source for maximum performance.

DATA OUTPUTS

The data outputs are latched on-board by two 10-bit latches and drive an 8-pin connector which is compatible with the dualchannel FIFO board available from Analog Devices. This board, together with ADC analyzer software, can greatly simplify ADC testing.

DATA FORMAT/GAIN

The DFS/Gain pin can be biased for desired operation at the DFS jumper located at the S1, S2 jumpers.

TIMING

Timing on each channel can be controlled if needed on the PCB. Clock signals at the latches or the data ready signals that go to the output 80-pin connector can be inverted if required. Jumpers also allow for biasing of Pins S1 and S2 for powerdown and timing alignment control.

Rev. C | Page 17 of 24

AD9288

Figure 28. Top Silkscreen

Figure 29. Top Routing

Figure 30. Ground Plane

Figure 31. Split Power Plane

Figure 32. Bottom Routing

Figure 33. Bottom Silkscreen

00585-030

TROUBLESHOOTING

If the board does not seem to be working correctly, try the following:

- Verify power at the IC pins.
- Check that all jumpers are in the correct position for the desired mode of operation.
- Verify that V_{REF} is at 1.23 V.
- Try running Encode clock and analog inputs at low speeds (20 MSPS/1 MHz) and monitor LCX821 outputs, DAC outputs, and ADC outputs for toggling.

The AD9218/AD9288 evaluation board is provided as a design example for customers of Analog Devices, Inc. ADI makes no warranties, express, statutory, or implied, regarding merchantability or fitness for a particular purpose.

OUTLINE DIMENSIONS

Figure 34. 48-Lead Low Profile Quad Flat Package [LQFP] (ST-48) Dimensions shown in millimeters

ORDERING GUIDE

 $1 Z = Pb$ -free part.

 \overline{a}

NOTES

NOTES

NOTES

www.analog.com

© 2004 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. C00585–0–12/04(C)

Rev. C | Page 24 of 24