μ**A556**

DUAL TIMING CIRCUIT

FAIRCHILD LINEAR INTEGRATED CIRCUIT

GENERAL DESCRIPTION — The μ A556 Timing Circuits are very stable controllers for producing accurate time delays or oscillations. In the time delay mode, the delay time is precisely controlled by one external resistor and one capacitor; in the oscillator mode, the frequency and duty cycle are both accurately controlled with two external resistors and one capacitor. By applying a trigger signal, the timing cycle is started and an internal flip-flop is set, immunizing the circuit from any further trigger signals. To interrupt the timing cycle a reset signal is applied, ending the time-out.

The output, which is capable of sinking or sourcing 200 mA, is compatible with TTL circuits and can drive relays or indicator lamps.

The μ A556 Dual Timing Circuit is a pair of 555s for use in sequential timing or applications requiring multiple timers.

- MICROSECONDS THROUGH HOURS TIMING CONTROL
- ASTABLE OR MONOSTABLE OPERATING MODES
- ADJUSTABLE DUTY CYCLE
- 200 mA SINK OR SOURCE OUTPUT CURRENT CAPABILITY
- TTL OUTPUT DRIVE CAPABILITY
- TEMPERATURE STABILITY OF 0.005% PER °C
- NORMALLY ON OR NORMALLY OFF OUTPUT

ABSOLUTE MAXIMUM RATINGS

Supply Voltage
Power Dissipation
Operating Temperature Ranges


µA556 DC/PC


µA556DM
Storage Temperature Range
Lead Temperature (Soldering)
(10 s) Plastic DIP (9A)
(60 s) Ceramic DIP (6A)

+18 V 600 mW

0°C to +70°C -55°C to +125°C -65°C to +150°C

260°C





FAIRCHILD LINEAR INTEGRATED CIRCUITS . µA556

ELECTRICAL CHARACTERISTICS (TA = 25°C, VCC = +5.0 V to +15 V, unless otherwise specified)

PARAMETER	TEST CONDITIONS	μA556DM			μA556DC/PC			UNITS
		MIN	TYP	MAX	MIN	TYP	MAX	L
Supply Voltage		4.5		18	4.5		16	٧
Supply Current (Total)	V _{CC} = 5.0 V, R _L = ∞ V _{CC} = 15 V, R ₁ = ∞		6.0	10		6.0	12	mA
	LOW State (Note 1)		20	22		20	28	mA
Timing Error (Monostable)								
Initial Accuracy	R _A = 2 kΩ to 100 kΩ		0.5	1.5		0.75		%
Drift with Temperature	C = 0.1 µF (Note 2)		30	100		50	L	ppm/°
Drift with Supply Voltage			0.05	0.2		0.1		%V
Timing Error (Astable)								
Initial Accuracy	R_A , $R_B = 2 \text{ k}\Omega$ to 100 k Ω C = 0.1 μ F (Note 2)		1.5			2.25	<u> </u>	%
Drift with Temperature			90			150		ppm/°
Drift with Supply Voltage			0.15			0.3		%V
Threshold Voltage			2/3			2/3		x v _c
Threshold Current	Note 3		30	100		30	100	nΑ
Trigger Voltage	V _{CC} = 15 V	4.8	5.0	5.2		5.0		٧
	V _{CC} = 5.0 V	1.45	1.67	1.9		1.67		V
Trigger Current			0.5			0.5	<u> </u>	μΑ
Reset Voltage		0.4	0.7	1.0	0.4	0.7	1.0	V
Reset Current			0.1			0.1		mA
Control Voltage Level	V _{CC} = 15 V	9.6	10	10.4	9.0	10	11	V
	V _{CC} = 5.0 V	2.9	3.33	3.8	2.6	3.33	4.0	V
Output Voltage (LOW)	V _{CC} = 15 V						<u> </u>	
	ISINK = 10 mA		0.1	0.15		.0.1	0.25	V
	ISINK = 50 mA		0.4	0.5		0.4	0.75	V
	ISINK = 100 mA		2.0	2.25		2.0	2.75	V
	ISINK = 200 mA		2.5			2.5	<u> </u>	<u> </u>
	V _{CC} = 5.0 V					L		<u> </u>
	ISINK = 8.0 mA		0.1	0.25		ļ		
	ISINK = 5.0 mA					0.25	0.35	V
Output Voltage (HIGH)	ISOURCE # 200 mA						<u> </u>	<u> </u>
	V _{CC} = 15 V		12.5			12.5	<u> </u>	<u> </u>
	ISOURCE # 100 mA			L			L	
	V _{CC} = 15 V	13.0	13.3	L	12.75	13.3	<u> </u>	<u></u>
	V _{CC} = 5.0V	3.0	3.3	ļ	2.75	3.3	ļ	<u> </u>
Rise Time of Output			100	<u> </u>		100	↓	ns
Fall Time of Output		<u> </u>	100			100	<u> </u>	ns
Discharge Leakage Current			20	100	<u> </u>	20	100	nA
Matching Characteristics (Note 4)			1			1		
Initial Timing Accuracy			0.05	0.1	<u> </u>	0.1	0.2	*
Timing Drift with Temperature			±10	<u> </u>	<u> </u>	±10	 	ppm/
Drift with Supply Voltage	}	}	0.1	0.2	<u> </u>	0.2	0.5	<u></u> %∨

[.]JTES:

2. Supply current when output is HIGH is typically 1.0 mA less.


2. Tested at $V_{CC} = 5 V$ and $V_{CC} = 15 V$.


3. This will determine the maximum value of $R_A + R_B$ for 15 V operation. The maximum total $R = 20 \text{ M}\Omega$.


4. Matching characteristics refer to the difference between performance characteristics of each timer section.


FAIRCHILD LINEAR INTEGRATED CIRCUITS • µA556


TYPICAL PERFORMANCE CURVES























13

EQUIVALENT CIRCUIT (One Half of μA556) THRESHOLD 01 THRESHOLD 02 TRIGGER 0 6,8 TRIGGER 0 6,8 TRIGGER 0 113 OISCHARGE 0 1.13 OISCH

TYPICAL APPLICATIONS

MONOSTABLE OPERATION


In the monostable mode, the timer functions as a one-shot. Referring to Figure 1 the external capacitor is initially held discharged by a transistor inside the timer.


When a negative trigger pulse is applied to lead 6, the flip-flop is set, releasing the short circuit across the external capacitor and drives the output HIGH. The voltage across the capacitor, increases exponentially with the time constant $\tau=$ R1C1. When the voltage across the capacitor equals 2/3 V_{CC}, the comparator resets the flip-flop which then discharges the capacitor rapidly and drives the output to its LOW state. Figure 2 shows the actual waveforms generated in this mode of operation.


The circuit triggers on a negative-going input signal when the level reaches 1/3 VCC. Once triggered, the circuit remains in this state

until the set time has elapsed, even if it is triggered again during this interval. The cluration of the output HIGH state is given by t = 1.1 R1C1 and is easily determined by Figure 3. Notice that since the charge rate and the threshold level of the comparator are both directly proportional to supply voltage, the timing interval is independent of supply. Applying a negative pulse simultaneously to the Reset terminal (lead 4) and the Trigger terminal (lead 6) during the timing cycle discharges the external capacitor and causes the cycle to start over. The timing cycle now starts on the positive edge of the reset pulse. During the time the reset pulse is applied, the autput is driven to its LOW state.

When Reset is not used, it should be tied high to avoid any possibility of false triggering.







TIME DELAY AS A FUNCTION

Fig. 3

FAIRCHILD LINEAR INTEGRATED CIRCUITS • µA556

TYPICAL APPLICATIONS (Cont'd)

ASTABLE OPERATION

When the circuit is connected as shown in Figure 4 (leads 2 and 6 connected) it triggers itself and free runs as a multivibrator. The external capacitor charges through R1 and R2 and discharges through R2 only. Thus the duty cycle may be precisely set by the ratio of these two resistors.

In the astable mode of operation, C1 charges and discharges between 1/3 V_{CC} and 2/3 V_{CC}. As in the triggered mode, the charge and discharge times and therefore frequency are independent of the supply voltage.

Figure 5 shows actual waveforms generated in this mode of operation.

The charge time (output HIGH) is given by:

and the discharge time (output LOW) by:

Thus the total period T is given by:

$$T = t_1 + t_2 = 0.693 (R1 + 2R2) C1$$

The frequency of oscillation is then:

$$f = \frac{1}{T} = \frac{1.44}{(R1 + 2R2) C1}$$

and may be easily found by Figure 6.

The duty cycle is given by:

$$D = \frac{R2}{R1 + 2R2}$$





Fig. 4



R1 = R2 = 4.8 k Ω , C1 = 0.1 μ F, R $_{L}$ = 1 k Ω

Fig. 5




Fig. 6