

Standard SRAM

### Features

- Single +5V power supply
- Access times: 70/100 ns (max.)
- Current:
  - Low power version:      Operating: 45mA (max.)
  - Standby: 100  $\mu$ A (max.)
  - Very low power version: Operating: 45mA (max.)
  - Standby: 25  $\mu$ A (max.)
- Directly TTL compatible: All inputs and outputs
- Full static operation, no clock or refreshing required
- Common I/O using three-state output
- Output enable and two chip enable inputs for easy application
- Data retention voltage: 2V (min.)
- Available in 28-pin DIP, SOP or SKINNY DIP packages


### General Description

The UM6264B is a low operating current 65,536-bit static random access memory organized as 8,192 words by 8 bits and operates on a single 5V power supply. It is built using UMC's high performance CMOS process. Inputs and three-state outputs are TTL compatible and allow for direct interfacing with common system bus structures.


Two chip enable inputs are provided for power down and device enable, and an output enable input is included for easy interface.

Data retention is guaranteed at a power supply voltage as low as 2V.

### Pin Configuration



### Block Diagram



**Pin Description**

Pin No.	Symbol	Description
1	NC	No Connection
2-10, 21, 23-25	A0 - A12	Address Input
27	$\overline{WE}$	Write Enable
22	$\overline{OE}$	Output Enable
20	$\overline{CE1}$	Chip Enable
26	CE2	Chip Enable
11-13, 15-19	I/O <sub>1</sub> - I/O <sub>8</sub>	Data Input/Output
28	VCC	Power Supply (+5V)
14	GND	Ground

**Recommended DC Operating Conditions**

 (T<sub>A</sub> = 0°C to +70°C)

Symbol	Parameter	Min.	Typ.	Max.	Unit
VCC	Supply Voltage	4.5	5.0	5.5	V
GND	Ground	0	0	0	V
V <sub>IH</sub>	Input High Voltage	2.2	3.5	VCC + 0.3	V
V <sub>IL</sub>	Input Low Voltage	-0.3	0	+0.8	V
C <sub>L</sub>	Output Load	-	-	100	pF
TTL	Output Load	-	-	1	-

**Absolute Maximum Ratings\***

VCC to GND . . . . . -0.5V to +7.0V  
 IN, IN/OUT Volt to GND . . . . . -0.5V to VCC + 0.5V  
 Operating Temperature, T<sub>opr</sub> . . . . . 0°C to +70°C  
 Storage Temperature, T<sub>stg</sub> . . . . . -55°C to +125°C  
 Temperature Under Bias, T<sub>bias</sub> . . . . . -10°C to +85°C  
 Power Dissipation, P<sub>T</sub> . . . . . 1.0W/SOP 0.7W  
 Soldering Temp. & Time . . . . . 260 °C, 10 sec

**\*Comments**

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied and exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**DC Electrical Characteristics** (T<sub>A</sub> = 0°C to +70°C, VCC = 5V ± 10%, GND = 0V)

Symbol	Parameter	UM6264B-70L/10L		UM6264B-70LL/10LL		Unit	Conditions
		Min.	Max.	Min.	Max.		
I <sub>LI</sub>	Input Leakage Current	-	1	-	1	μA	V <sub>IN</sub> = GND to VCC
I <sub>LO</sub>	Output Leakage Current	-	1	-	1	μA	$\overline{CE1}$ = V <sub>IH</sub> or $\overline{CE2}$ = V <sub>IL</sub> or $\overline{OE}$ = V <sub>IH</sub> or $\overline{WE}$ = V <sub>IL</sub> I <sub>I/O</sub> = GND to VCC
I <sub>CC</sub>	Active Power Supply Current	-	15	-	15	mA	$\overline{CE1}$ = V <sub>IL</sub> , $\overline{CE2}$ = V <sub>IH</sub> , I <sub>I/O</sub> = 0 mA

**DC Electrical Characteristics (continued)**

Symbol	Parameter	UM6264B-70L/10L		UM6264B-70LL/10LL		Unit	Conditions
		Min.	Max.	Min.	Max.		
I <sub>CC1</sub>	Dynamic Operating Current	-	45	-	45	mA	Min. Cycle, Duty = 100% CE1 = V <sub>IL</sub> , CE2 = V <sub>IH</sub> , I <sub>I/O</sub> = 0 mA
I <sub>CC2</sub>		-	15	-	15	mA	$\overline{CE1} = V_{IL}$ , CE2 = V <sub>IH</sub> , V <sub>IH</sub> = V <sub>CC</sub> , V <sub>IL</sub> = 0V, f = 1 MHz, I <sub>I/O</sub> = 0 mA
I <sub>SB</sub>	Standby Power Supply Current	-	3	-	2	mA	$\overline{CE1} = V_{IH}$ or CE2 = V <sub>IL</sub>
I <sub>SB1</sub>		-	100	-	25	μA	$\overline{CE1} \geq V_{CC} - 0.2V$ , CE2 $\geq V_{CC} - 0.2V$ V <sub>IN</sub> $\leq 0.2V$
I <sub>SB2</sub>		-	100	-	25	μA	$\overline{CE1} \leq 0.2V$ , CE2 $\leq 0.2V$ V <sub>IN</sub> $\leq 0.2V$
V <sub>OL</sub>	Output Low Voltage	-	0.4	-	0.4	V	I <sub>OL</sub> = 2.1 mA
V <sub>OH</sub>	Output High Voltage	2.4	-	2.4	-	V	I <sub>OH</sub> = -1.0 mA


**Truth Table**

Mode	$\overline{CE1}$	CE2	OE	$\overline{WE}$	I/O Operation	Supply Current
Standby	H	X	X	X	High Z	I <sub>SB</sub> , I <sub>SB1</sub>
	X	L	X	X	High Z	I <sub>SB</sub> , I <sub>SB2</sub>
Output Disable	L	H	H	H	High Z	I <sub>CC</sub> , I <sub>CC1</sub> , I <sub>CC2</sub>
Read	L	H	L	H	DOUT	I <sub>CC</sub> , I <sub>CC1</sub> , I <sub>CC2</sub>
Write	L	H	X	L	DIN	I <sub>CC</sub> , I <sub>CC1</sub> , I <sub>CC2</sub>

Note: X: H or L

**Capacitance** ( $T_A = 25^\circ\text{C}$ ,  $f = 1.0\text{ MHz}$ )

Symbol	Parameter	Min.	Max.	Unit	Conditions
$C_{IN}^*$	Input Capacitance		6	pF	$V_{IN} = 0V$
$C_{I/O}^*$	Input/Output Capacitance		8	pF	$V_{I/O} = 0V$

\* These parameters are sampled and not 100% tested.


**AC Characteristics** ( $T_A = 0^\circ\text{C}$  to  $+70^\circ\text{C}$ ,  $V_{CC} = 5V \pm 10\%$ )




Symbol	Parameter	UM6264B-70L/70LL		UM6264B-10L/10LL		Unit	
		Min.	Max.	Min.	Max.		
Read Cycle							
$t_{RC}$	Read Cycle Time	70	–	100	–	ns	
$t_{AA}$	Address Access Time	–	70	–	100	ns	
$t_{ACE1}$	Chip Enable Access Time	$\overline{CE1}$	–	70	–	100	ns
$t_{ACE2}$		CE2	–	70	–	100	ns
$t_{OE}$	Output Enable to Output Valid	–	35	–	50	ns	
$t_{CLZ1}$	Chip Enable to Output in Low Z	$\overline{CE1}$	10	–	10	–	ns
$t_{CLZ2}$		CE2	10	–	10	–	ns
$t_{OLZ}$	Output Enable to Output in Low Z	5	–	5	–	ns	
$t_{CHZ1}$	Chip Disable to Output in High Z	$\overline{CE1}$	0	30	0	35	ns
$t_{CHZ2}$		CE2	0	30	0	35	ns
$t_{OHZ}$	Output Disable to Output in High Z	0	30	0	35	ns	
$t_{OH}$	Output Hold from Address Change	10	–	10	–	ns	

**AC Characteristics (continued)**


Symbol	Parameter	UM6264B-70L/70LL		UM6264B-10L/10LL		Unit
		Min.	Max.	Min.	Max.	
Write Cycle						
$t_{WC}$	Write Cycle Time	70	-	100	-	ns
$t_{CW}$	Chip Enable to End of Write	60	-	80	-	ns
$t_{AS}$	Address Setup Time	0	-	0	-	ns
$t_{AW}$	Address Valid to End of Write	60	-	80	-	ns
$t_{WP}$	Write Pulse Width	40	-	60	-	ns
$t_{WR}$	Write Recovery Time	0	-	0	-	ns
$t_{WHZ}$	Write to Output in High Z	0	30	0	35	ns
$t_{DW}$	Data to Write Time Overlap	30	-	35	-	ns
$t_{DH}$	Data Hold from Write Time	0	-	0	-	ns
$t_{OW}$	Output Active from End of Write	5	-	10	-	ns


Notes:  $t_{CHZ1}$ ,  $t_{CHZ2}$ ,  $t_{OHZ}$  and  $t_{WHZ}$  are defined as the time at which the outputs achieve the open circuit condition and are not referred to output voltage levels.

**Timing Waveforms**
**Read Cycle 1 (1, 2, 4)**


**Timing Waveforms (continued)**
**Read Cycle 2<sup>(1, 3, 4, 6)</sup>**

**Read Cycle 3<sup>(1, 4, 7, 8)</sup>**

**Read Cycle 4<sup>(1)</sup>**


- Notes:
1.  $\overline{WE}$  is high for Read Cycle.
  2. Device is continuously enabled,  $\overline{CE1} = V_{IL}$  and  $CE2 = V_{IH}$ .
  3. Address valid prior to or coincident with  $\overline{CE1}$  transition low.
  4.  $\overline{OE} = V_{IL}$ .
  5. Transition is measured  $\pm 500\text{mV}$  from steady state. This parameter is sampled and not 100% tested.
  6.  $CE2$  is high.
  7.  $CE1$  is low.
  8. Address valid prior to or coincident with  $CE2$  transition high.

**Timing Waveforms (continued)**
**Read Cycle 1<sup>(6)</sup>**
**(Write Enable Controlled)**




**Timing Waveforms (continued)**
**Write Cycle 2 <sup>(6)</sup>**
**(Chip Enable Controlled)**


- Notes:
1.  $t_{AS}$  is measured from the address valid to the beginning of Write.
  2. A Write occurs during the overlap ( $t_{WP}$ ) of a low  $\overline{CE1}$  and a low  $\overline{WE}$ .
  3.  $t_{WR}$  is measured from the earliest of  $\overline{CE1}$  or  $\overline{WE}$  going high to the end of the Write cycle.
  4. If the  $\overline{CE1}$  low transition or the  $\overline{CE2}$  high transition occurs simultaneously with the  $\overline{WE}$  low transition or after the  $\overline{WE}$  transition, outputs remain in a high impedance state.
  5.  $t_{CW}$  is measured from the later of  $\overline{CE1}$  going low or  $\overline{CE2}$  going high to the end of Write.
  6. OE level is high or low.
  7. Transition is measured  $\pm 500\text{mV}$  from steady state. This parameter is sampled and not 100% tested.



**AC Test Conditions**

Input Pulse Levels	0.6V to 2.4V
Input Rise And Fall Time	5 ns
Input and Output Timing Reference Levels	1.5V
Output Load	See Fig. 1, 2


**Figure 1. Output Load**

**Figure 2. Output Load for  $t_{CLZ1}$ ,  $t_{CLZ2}$ ,  $t_{OLZ}$ ,  $t_{CHZ1}$ ,  $t_{CHZ2}$ ,  $t_{OHZ}$ ,  $t_{WHZ}$ , and  $t_{OW}$** 

**Data Retention Characteristics** ( $T_A = 0^\circ\text{C}$  to  $70^\circ\text{C}$ )

Symbol	Parameter	Min.	Max.	Unit	Conditions	
V <sub>DR1</sub>	VCC for Data Retention	2.0	5.5	V	$\overline{CE1} \geq V_{CC} - 0.2V$ , $\overline{CE2} \geq V_{CC} - 0.2V$ or $\overline{CE2} \leq 0.2V$	
V <sub>DR2</sub>		2.0	5.5	V	$\overline{CE2} \leq 0.2V$	
I <sub>CCDR1</sub>	Data Retention Current	L-Version	-	50*	$\mu A$	$V_{CC} = 3.0V$ , $\overline{CE1} \geq V_{CC} - 0.2V$ , $\overline{CE2} \geq V_{CC} - 0.2V$ , $V_{IN} \leq 0.2V$
		LL-Version	-	10**		
I <sub>CCDR2</sub>		L-Version	-	50*	$\mu A$	
		LL-Version	-	10**		
t <sub>CDR</sub>	Chip Disable to Data Retention Time	0	-	ns	See Retention Waveform	
t <sub>R</sub>	Operation Recovery Time	t <sub>RC</sub> *	-	ns		



\* t<sub>RC</sub> = Read Cycle Time

\*\* UM6264B-70LL/10LL

\* UM6264B-70L/10L

I<sub>CCDR</sub>: Max. 3  $\mu A$  at  $T_A = 0^\circ\text{C}$  to  $+40^\circ\text{C}$

I<sub>CCDR</sub>: Max. 20  $\mu A$  at  $T_A = 0^\circ\text{C}$  to  $+40^\circ\text{C}$

**Low VCC Data Retention Waveform (  $\overline{CE1}$  Controller )**

**Low VCC Data Retention Waveform (CE2 Controller)**


**Ordering Information**

Part No.	Access Time (ns)	Operating Current Max. (mA)	Standby Current Max. ( $\mu$ A )	Package
UM6264B-70L	70	45	100	28L DIP
UM6264B-70LL		45	25	28L DIP
UM6264BM-70L		45	100	28L SOP
UM6264BM-70LL		45	25	28L SOP
UM6264BK-70L		45	100	28L SKINNY
UM6264BK-70LL		45	25	28L SKINNY
UM6264B-10L	100	45	100	28L DIP
UM6264B-10LL		45	25	28L DIP
UM6264BM-10L		45	100	28L SOP
UM6264BM-10LL		45	25	28L SOP
UM6264BK-10L		45	100	28L SKINNY
UM6264BK-10LL		45	25	28L SKINNY

