
SCBS103B - FEBRUARY 1992 - REVISED JANUARY 1997

- **Members of the Texas Instruments** *Widebus*™ Family
- State-of-the-Art *EPIC-IIB™* BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per **JEDEC Standard JESD-17**
- Typical V_{OLP} (Output Ground Bounce) < 1 V at $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$
- Distributed V_{CC} and GND Pin Configuration Minimizes High-Speed Switching Noise
- Flow-Through Architecture Optimizes PCB
- High-Drive Outputs (-32-mA I_{OH}, 64-mA I_{OI})
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package **Using 25-mil Center-to-Center Spacings**

description

The 'ABT16657 contain two noninverting octal transceiver sections with separate parity generator/checker circuits and control signals. For either section, the transmit/receive $(1T/\overline{R})$ or $2T/\overline{R}$) input determines the direction of data flow. When $1T/\overline{R}$ (or $2T/\overline{R}$) is high, data flows from the 1A (or 2A) port to the 1B (or 2B) port (transmit mode); when $1T/\overline{R}$ (or $2T/\overline{R}$) is low, data flows from the 1B (or 2B) port to the 1A (or 2A) port (receive mode). When the output-enable (10E or $2\overline{OE}$) input is high, both the 1A (or 2A) and 1B (or 2B) ports are in the high-impedance state.

SN54ABT16657 . . . WD PACKAGE SN74ABT16657 . . . DGG OR DL PACKAGE (TOP VIEW)



NC - No internal connection

Odd or even parity is selected by a logic high or low level, respectively, on the 1ODD/EVEN (or 2ODD/EVEN) input. 1PARITY (or 2PARITY) carries the parity bit value; it is an output from the parity generator/checker in the transmit mode and an input to the parity generator/checker in the receive mode.

In the transmit mode, after the 1A (or 2A) bus is polled to determine the number of high bits, 1PARITY (or 2PARITY) is set to the logic level that maintains the parity sense selected by the level at the 1ODD/EVEN (or 2ODD/EVEN) input. For example, if 1ODD/EVEN is low (even parity selected) and there are five high bits on the 1A bus, then 1PARITY is set to the logic high level so that an even number of the nine total bits (eight 1A-bus bits plus parity bit) are high.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus and EPIC-IIB are trademarks of Texas Instruments Incorporated.



SCBS103B - FEBRUARY 1992 - REVISED JANUARY 1997

description (continued)

In the receive mode, after the 1B (or 2B) bus is polled to determine the number of high bits, the $1\overline{\text{ERR}}$ (or $2\overline{\text{ERR}}$) output logic level indicates whether or not the data to be received exhibits the correct parity sense. For example, if $10DD/\overline{\text{EVEN}}$ is high (odd parity selected), 1PARITY is high, and there are three high bits on the 1B bus, then $1\overline{\text{ERR}}$ is low, indicating a parity error.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


The SN54ABT16657 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ABT16657 is characterized for operation from –40°C to 85°C.

FUNCTION TABLE (each 8-bit section)

NUMBER OF A OR B	INPUTS			INPUT/OUTPUT	OUTPUTS			
INPUTS THAT ARE HIGH	OE	T/R	ODD/EVEN	PARITY	ERR	OUTPUT MODE		
	L	Н	Н	Н	Z	Transmit		
	L	Н	L	L	Z	Transmit		
0.04.00	L	L	Н	Н	Н	Receive		
0, 2, 4, 6, 8	L	L	Н	L	L	Receive		
	L	L	L	Н	L	Receive		
	L	L	L	L	Н	Receive		
	L	Н	Н	L	Z	Transmit		
	L	Н	L	Н	Z	Transmit		
4 2 5 7	L	L	Н	H L		Receive		
1, 3, 5, 7	L	L	Н	L	Н	Receive		
	L	L	L	Н	н н			
	L	L	L	L	L	Receive		
Don't care	Н	Х	Х	Z	Z	Z		




logic symbol†



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

SCBS103B - FEBRUARY 1992 - REVISED JANUARY 1997

logic diagram (positive logic)





SCBS103B - FEBRUARY 1992 - REVISED JANUARY 1997

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage range, V _I (except I/O ports) (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, VO	–0.5 V to 5.5 V
Current into any output in the low state, I _O : SN54ABT16657	96 mA
SN74ABT16657	128 mA
Input clamp current, I _{IK} (V _I < 0)	–18 mA
Output clamp current, I _{OK} (V _O < 0)	
Package thermal impedance, θ _{JA} (see Note 2): DGG package	81°C/W
DL package	74°C/W
Storage temperature range, T _{stq}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions (see Note 3)

				16657	SN74ABT16657		UNIT
			MIN	MAX	MIN	MAX	UNIT
V _{CC} Supply voltage				5.5	4.5	5.5	V
V _{IH} High-level input voltage				EM	2		V
VIL	V _{IL} Low-level input voltage					0.8	V
٧ _I	V _I Input voltage				0	VCC	V
IOH High-level output current				-24		-32	mA
loL	I _{OL} Low-level output current					64	mA
Δt/Δν	Input transition rise or fall rate	Outputs enabled	De C	10		10	ns/V
TA	Operating free-air temperature		– 55	125	-40	85	°C

NOTE 3: Unused pins (input or I/O) must be held high or low to prevent them from floating.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

^{2.} The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.

SCBS103B - FEBRUARY 1992 - REVISED JANUARY 1997

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		Т	A = 25°C	;	SN54ABT16657		SN74ABT16657		UNIT		
				MIN	TYP†	MAX	MIN	MAX	MIN	MAX	UNII		
VIK		$V_{CC} = 4.5 \text{ V},$	$I_{I} = -18 \text{ mA}$			-1.2		-1.2		-1.2	V		
VOH		$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -3 \text{ mA}$	2.5			2.5		2.5		٧		
		$V_{CC} = 5 V$,	$I_{OH} = -3 \text{ mA}$	3			3		3				
		V 45V	I _{OH} = -24 mA	2			2						
		V _{CC} = 4.5 V	$I_{OH} = -32 \text{ mA}$	2*					2				
V/01		V _{CC} = 4.5 V	I _{OL} = 24 mA			0.55		0.55			V		
VOL		VCC = 4.5 V	I _{OL} = 64 mA			0.55*		_		0.55			
V _{hys}					100			13/			mV		
1.	Control inputs	ontrol inputs	V _I = V _{CC} or GND			±1		₩ ±1		±1	μА		
Η	A or B ports	V _{CC} = 5.5 V,				±100	_<	±100		±100	μΑ		
lozh [‡]		$V_{CC} = 5.5 \text{ V},$	V _O = 2.7 V			50	3	50		50	μΑ		
loz _L ‡		$V_{CC} = 5.5 \text{ V},$	V _O = 0.5 V			-50	90	-50		-50	μΑ		
loff		$V_{CC} = 0$,	V_I or $V_O \le 4.5 \text{ V}$			±100	Q'	±450		±100	μΑ		
ICEX		V _{CC} = 5.5 V, V _O = 5.5 V	Outputs high			50		50		50	μΑ		
IO§		V _{CC} = 5.5 V,	V _O = 2.5 V	-50	-100	-180	-50	-180	-50	-180	mA		
	A or B ports	V _{CC} = 5.5 V,	Outputs high			2		2		2			
Icc		A or B ports	A or B ports I _O =	$I_O = 0$,	Outputs low			36		36		36	mA
		$V_I = V_{CC}$ or GND	Outputs disabled			2		2		2			
		V _{CC} = 5.5 V, One in Other inputs at V _{CC}				50		50		50	μА		
Ci	Control inputs	V _I = 2.5 V or 0.5 V			3						pF		
C _{io}	A or B ports	V _O = 2.5 V or 0.5 V			9						pF		

^{*} On products compliant to MIL-PRF-38535, this parameter does not apply.

[†] All typical values are at $V_{CC} = 5 \text{ V}$.

[‡] The parameters IOZH and IOZL include the input leakage current.

[§] Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

[¶] This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.


SCBS103B - FEBRUARY 1992 - REVISED JANUARY 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, C_L = 50 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 5 V, T _A = 25°C			SN54ABT16657		SN74ABT16657		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
^t PLH	A or B	B or A	1.5	2.5	3.3	1.5	4.2	1.5	4.1	ns
^t PHL	AUID	BULA	2	3.1	3.9	2	4.5	2	4.3	115
t _{PLH}	А	PARITY	2	4.6	5.4	2	7	2	6.7	ns
^t PHL	1 ^	FARITI	2	4.3	5.1	2	6.5	2	6.1	
^t PLH	ODD/EVEN	DARITY FOR	2	4.6	5.4	2	7	2	6.7	ns
t _{PHL}		PARITY, ERR	2	4.3	5.1	2	6.5	2	6.1	115
t _{PLH}	В	ERR	2	4.6	5.4	2	7	2	6.7	ns
^t PHL			2	4.3	5.1	2	6.5	2	6.1	
^t PLH	PARITY	ITY ERR	2	4.6	5.4	2	7	2	6.7	ns
^t PHL	FARITI	EKK	2	4.3	5.1	2	6.5	2	6.1	115
^t PZH	<u>OE</u>	A or B	2	3.9	4.9	2 2	5.8	2	5.6	ns
t _{PZL}	OE	AUB	2.5	4.3	5.1	2.5	6.2	2.5	6	115
^t PHZ	ŌĒ	A or B	2	3.6	4.5	2	5.5	2	5.4	ns
t _{PLZ}		AUIB	1.5	3	3.8	1.5	4.7	1.5	4.3	115
^t PZH	ŌĒ	ŌĒ PARITY, ĒRR	2	4	4.9	2	5.8	2	5.6	ns
t _{PZL}			2.5	4.1	5.1	2.5	6.2	2.5	6	115
^t PHZ	ŌĒ	PARITY, ERR	1	3.5	4.5	1	5.5	1	5.4	ns
t _{PLZ}		UE	FARILI, EKK	1.5	3	3.8	1.5	4.7	1.5	4.3

SCBS103B - FEBRUARY 1992 - REVISED JANUARY 1997

PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50~\Omega$, $t_f \leq$ 2.5 ns, $t_f \leq$ 2.5 ns,
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.