#### SN54LS373, SN54LS374, SN54S373, SN54S374, SN74LS373, SN74LS374, SN74S373, SN74S374 OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS SDLS165B – OCTOBER 1975 – REVISED AUGUST 2002

- Choice of Eight Latches or Eight D-Type Flip-Flops in a Single Package
- 3-State Bus-Driving Outputs
- Full Parallel Access for Loading
- Buffered Control Inputs
- Clock-Enable Input Has Hysteresis to Improve Noise Rejection ('S373 and 'S374)
- P-N-P Inputs Reduce DC Loading on Data Lines ('S373 and 'S374)

#### description

These 8-bit registers feature 3-state outputs designed specifically for driving highly capacitive relatively low-impedance loads. or The high-impedance 3-state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pullup components. These devices are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


The eight latches of the 'LS373 and 'S373 are transparent D-type latches, meaning that while the enable (C or CLK) input is high, the Q outputs follow the data (D) inputs. When C or CLK is taken low, the output is latched at the level of the data that was set up.


The eight flip-flops of the 'LS374 and 'S374 are edge-triggered D-type flip-flops. On the positive transition of the clock, the Q outputs are set to the logic states that were set up at the D inputs.

SN54LS373, SN54LS374, SN54S373, SN54S374...J OR W PACKAGE SN74LS373, SN74S374...DW, N, OR NS PACKAGE SN74LS374...DB, DW, N, OR NS PACKAGE SN74S373...DW OR N PACKAGE (TOP VIEW)

<u>oc</u>	1	U	20	]v <sub>cc</sub>
1Q	2		19	] 8Q
1D	3		18	] 8D
2D	4		17	] 7D
2Q	5		16	] 7Q
3Q	6		15	] 6Q
3D	7		14	] 6D
4D	8		13	] 5D
4Q	9		12	] 5Q
GND	10		11	] C†

<sup>†</sup> C for 'LS373 and 'S373; CLK for 'LS374 and 'S374.





<sup>&</sup>lt;sup>†</sup>C for 'LS373 and 'S373; CLK for 'LS374 and 'S374.

Schmitt-trigger buffered inputs at the enable/clock lines of the 'S373 and 'S374 devices simplify system design as ac and dc noise rejection is improved by typically 400 mV due to the input hysteresis. A buffered output-control ( $\overline{OC}$ ) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly.

OC does not affect the internal operation of the latches or flip-flops. That is, the old data can be retained or new data can be entered, even while the outputs are off.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2002, Texas Instruments Incorporated On products compliant to MIL-PRF-3853, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

SDLS165B - OCTOBER 1975 - REVISED AUGUST 2002

TA	PAC	KAGE <sup>†</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING		
		Tube	SN74LS373N	SN74LS373N		
		Tube	SN74LS374N	SN74LS374N		
	PDIP – N	Tube	SN74S373N	SN74S373N		
		Tube	SN74S374N	SN74S374N		
		Tube	SN74LS373DW	1 6 9 7 9		
		Tape and reel	SN74LS373DWR	LS373		
		Tube	SN74LS374DW	1 6 2 7 4		
0°C to 70°C	SOIC – DW	Tape and reel	SN74LS374DWR	LS374		
0°C to 70°C	SOIC - DW	Tube	SN74S373DW	6070		
		Tape and reel	SN74S373DWR	S373		
		Tube	SN74S374DW	6074		
		Tape and reel	SN74S374DWR	S374		
	SOP – NS	Tape and reel	SN74LS373NSR	74LS373		
		Tape and reel	SN74LS374NSR	74LS374		
		Tape and reel	SN74S374NSR	74S374		
	SSOP – DB	Tape and reel	SN74LS374DBR	LS374A		
		Tube	SN54LS373J	SN54LS373J		
		Tube	SNJ54LS373J	SNJ54LS373J		
		Tube	SN54LS374J	SN54LS374J		
	CDIP – J	Tube	SNJ54LS374J	SNJ54LS374J		
	CDIP – J	Tube	SN54S373J	SN54S373J		
		Tube	SNJ54S373J	SNJ54S373J		
		Tube	SN54S374J	SN54S374J		
–55°C to 125°C		Tube	SNJ54S374J	SNJ54S374J		
		Tube	SNJ54LS373W	SNJ54LS373W		
	CFP – W	Tube	SNJ54LS374W	SNJ54LS374W		
		Tube	SNJ54S374W	SNJ54S374W		
		Tube	SNJ54LS373FK	SNJ54LS373FK		
		Tube	SNJ54LS374FK	SNJ54LS374FK		
	LCCC – FK	Tube	SNJ54S373FK	SNJ54S373FK		
		Tube	SNJ54S374FK	SNJ54S374FK		

#### **ORDERING INFORMATION**

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



## SN54LS373, SN54LS374, SN54S373, SN54S374, SN74LS373, SN74LS374, SN74S373, SN74S374 OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS SDLS165B – OCTOBER 1975 – REVISED AUGUST 2002

#### **Function Tables**

'LS373, 'S373 (each latch)									
	INPUTS		OUTPUT						
00	С	D	Q						
L	Н	Н	Н						
L	Н	L	L						
L	L	Х	Q <sub>0</sub>						
Н	Х	Х	z						


#### 'LS374, 'S374 (each latch)

(,											
	INPUTS	OUTPUT									
OC	CLK	D	Q								
L	$\uparrow$	Н	Н								
L	$\uparrow$	L	L								
L	L	Х	Q <sub>0</sub>								
Н	Х	Х	Z								



SDLS165B - OCTOBER 1975 - REVISED AUGUST 2002

## logic diagrams (positive logic)



 ${\rm I\!I}$  for 'S373 Only

Pin numbers shown are for DB, DW, J, N, NS, and W packages.


OC 11 CLK > C1 2 1Q 3 1D 1D -> C1 5 2Q 4 1D 2D -> C1 6 3Q 7 1D 3D -> C1 9 4Q 8 1D 4D > C1 12 5Q 13 1D 5D -> C1 15 6Q 14 1D 6D -> C1 16 7Q 17 1D 7D -> C1 19 8Q 18 1D 8D -

 ${\rm J}{\rm T}$  for 'S374 Only


'LS374, 'S374 Positive-Edge-Triggered Flip-Flops

## SN54LS373, SN54LS374, SN54S373, SN54S374, SN74LS373, SN74LS374, SN74S373, SN74S374 OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS SDLS165B - OCTOBER 1975 - REVISED AUGUST 2002

### schematic of inputs and outputs









SDLS165B - OCTOBER 1975 - REVISED AUGUST 2002

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup> ('LS devices)

Supply voltage, V <sub>CC</sub> (see Note 1)		
Input voltage, V <sub>1</sub>		
Off-state output voltage		5.5 V
Package thermal impedance, $\theta_{JA}$ (see Note 2):	DB package	70°C/W
	DW package	58°C/W
	N package	69°C/W
	NS package	60°C/W
Storage temperature range, T <sub>stg</sub>		–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. Voltage values are with respect to network ground terminal.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

#### recommended operating conditions

				S	N54LS'		SN74LS'			UNIT	
			м	IIN	NOM	MAX	MIN	NOM	MAX	UNIT	
VCC	Supply voltage		2	4.5	5	5	4.75	5	5.25	V	
VOH	High-level output voltage					5.5			5.5	V	
ЮН	High-level output current					-1			-2.6	mA	
IOL	Low-level output current					12			24	mA	
	Pulse duration	CLK high		15			15			ns	
tw		CLK low		15			15			115	
	Doto optup timo	'LS373		5↓			5↓				
t <sub>su</sub>	Data setup time	'LS374	2	:0↑			20↑			ns	
+.	Data hold time	'LS373	2	0↓			20↓			20	
<sup>t</sup> h		'LS374‡		5↑			0↑			ns	
Т <sub>А</sub>	Operating free-air temperature			-55		125	0		70	°C	

<sup>‡</sup>The th specification applies only for data frequency below 10 MHz. Designs above 10 MHz should use a minimum of 5 ns (commercial only).



SDLS165B - OCTOBER 1975 - REVISED AUGUST 2002

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	DADAMETED			<b>t</b>	9	SN54LS	1	ę	SN74LS	'		
	PARAMETER	TEST		NST	MIN	TYP‡	MAX	MIN	түр‡	MAX	UNIT	
VIH	High-level input voltage				2			2			V	
VIL	Low-level input voltage						0.7			0.8	V	
VIK	Input clamp voltage	V <sub>CC</sub> = MIN,	lı = –18 mA	۱.			-1.5			-1.5	V	
VOH	High-level output voltage	V <sub>CC</sub> = MIN, V <sub>IL</sub> = V <sub>IL</sub> max,	V <sub>IH</sub> = 2 V, I <sub>OH</sub> = MAX		2.4	3.4		2.4	3.1		V	
		V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,	I <sub>OL</sub> = 12 mA		0.25	0.4		0.25	0.4	v	
VOL	Low-level output voltage	$V_{IL} = V_{IL} \max$		I <sub>OL</sub> = 24 mA					0.35	0.5	v	
IOZH	Off-state output current, high-level voltage applied	V <sub>CC</sub> = MAX, V <sub>O</sub> = 2.7 V	V <sub>IH</sub> = 2 V,				20			20	μ <b>A</b>	
IOZL	Off-state output current, low-level voltage applied	$V_{CC} = MAX,$ $V_{O} = 0.4 V$	V <sub>IH</sub> = 2 V,				-20			-20	μA	
łı	Input current at maximum input voltage	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 7 V				0.1			0.1	mA	
IIН	High-level input current	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 2.7 V				20			20	μA	
۱ <sub>IL</sub>	Low-level input current	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 0.4 V				-0.4			-0.4	mA	
los	Short-circuit output current§	V <sub>CC</sub> = MAX			-30		-130	-30		-130	mA	
1	Supply ourrant	$V_{CC} = MAX,$		'LS373		24	40		24	40	~^^	
ICC	Supply current	Output control a	t 4.5 V	'LS374		27	40		27	40	mA	

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

§ Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

## switching characteristics, $V_{CC} = 5 V$ , $T_A = 25^{\circ}C$ (see Figure 1)

PARAMETER	FROM	то	TEST CONDITIONS	!	'LS373		:	'LS374		UNIT	
PARAMETER	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX		
fmax			$R_L = 667 \Omega$ , $C_L = 45 pF$ , See Note 3				35	50		MHz	
<sup>t</sup> PLH	Data	Any Q	R <sub>L</sub> = 667 Ω, C <sub>L</sub> = 45 pF,		12	18				ns	
<sup>t</sup> PHL	Dala	Any Q	See Note 3		12	18				115	
<sup>t</sup> PLH	C or CLK	Any Q	RL = 667 Ω, CL = 45 pF,		20	30		15	28		
<sup>t</sup> PHL		Any Q	See Note 3		18	30		19	28	ns	
<sup>t</sup> PZH	<del>oc</del>	Any Q	RL = 667 Ω, CL = 45 pF,		15	28		20	26		
<sup>t</sup> PZL		Any Q	See Note 3		25	36		21	28	ns	
<sup>t</sup> PHZ	<u>oc</u>	Any Q	$P_{1} = 667.0$ $C_{1} = 5.5$		15	25		15	28	ns	
<sup>t</sup> PLZ	00		R <sub>L</sub> = 667 Ω, C <sub>L</sub> = 5 pF		12	20		12	20	115	

NOTE 3: Maximum clock frequency is tested with all outputs loaded.

fmax = maximum clock frequency

tPLH = propagation delay time, low-to-high-level output

tPHL = propagation delay time, high-to-low-level output

tpzH = output enable time to high level

tpzL = output enable time to low level


tPHZ = output disable time from high level


 $t_{PLZ}$  = output disable time from low level



# SN54LS373, SN54LS374, SN54S373, SN54S374, SN74LS373, SN74LS374, SN74S373, SN74S374 OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS SDLS165B - OCTOBER 1975 - REVISED AUGUST 2002

## schematic of inputs and outputs





**TYPICAL OF ALL OUTPUTS** - Vcc 50  $\Omega$  NOM Output  $\Pi$ 

'S373 and 'S374



SDLS165B – OCTOBER 1975 – REVISED AUGUST 2002

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup> ('S devices)

Supply voltage, V <sub>CC</sub> (see Note 1)	
Off-state output voltage	
Package thermal impedance, $\theta_{IA}$ (see Note 2)	
, адабия станования станования с	 
	60°C/W
Storage temperature range, T <sub>stg</sub>	 –65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. Voltage values are with respect to network ground terminal.

2. The package thermal impedance is calculated in accordance with JESD 51-7.

#### recommended operating conditions

				SN54S'		SN74S'			UNIT	
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT	
Vcc	Supply voltage			5	5.5	4.75	5	5.25	V	
∨он	High-level output voltage				5.5			5.5	V	
IОН	High-level output current				-2			-6.5	mA	
•		High	6			6			ns	
tw	Pulse duration, clock/enable	Low	7.3			7.3				
•	Data actus tima	'S373	0↓			0↓				
t <sub>su</sub>	Data setup time	'S374	5↑			5↑			ns	
<b>4</b> .	Data hold time	'S373	10↓			10↓			-	
<sup>t</sup> h		'S374	2↑			2↑			ns	
ТĄ	Operating free-air temperature		-55		125	0		70	°C	



SDLS165B - OCTOBER 1975 - REVISED AUGUST 2002

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (SN54S373, SN54S374, SN74S373, SN74S374)

PARA	METER		TES	ST CONDITIONS <sup>†</sup>		MIN	TYP‡	MAX	UNIT
VIH						2			V
VIL								0.8	V
VIK		V <sub>CC</sub> = MIN,	lj = -18 mA					-1.2	V
Vou	SN54S'	V <sub>CC</sub> = MIN,	$\lambda = 2 \lambda$	VIL = 0.8 V,		2.4	3.4		V
Vон	SN74S'	VCC = MIN,	V <sub>IH</sub> = 2 V,	VIL = 0.8 V,	I <sub>OH</sub> = MAX	2.4	3.1		v
VOL		$V_{CC} = MIN,$	V <sub>IH</sub> = 2 V,	V <sub>IL</sub> = 0.8 V,	I <sub>OL</sub> = 20 mA			0.5	V
IOZH		$V_{CC} = MAX,$	V <sub>IH</sub> = 2 V,	V <sub>O</sub> = 2.4 V				50	μA
I <sub>OZL</sub>		V <sub>CC</sub> = MAX,	V <sub>IH</sub> = 2 V,	V <sub>O</sub> = 0.5 V				-50	μA
Ц		V <sub>CC</sub> = MAX,	V <sub>I</sub> = 5.5 V					1	mA
Ι <sub>ΙΗ</sub>		V <sub>CC</sub> = MAX,	V <sub>I</sub> = 2.7 V					50	μA
۱ <sub>IL</sub>		V <sub>CC</sub> = MAX,	V <sub>I</sub> = 0.5 V					-250	μΑ
los§		V <sub>CC</sub> = MAX				-40		-100	mA
				Outputs high				160	
			'S373	Outputs low				160	
				Outputs disable	d			190	
ICC		$V_{CC} = MAX$		Outputs high				110	mA
		10074	Outputs low				140		
		'S374	Outputs disable			160	)		
				CLK and OC at	4 V, D inputs at 0 V			180	

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>‡</sup> All typical values are at V<sub>CC</sub>= 5 V, T<sub>A</sub> =  $25^{\circ}$ C.

§ Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

## switching characteristics, $V_{CC} = 5 V$ , $T_A = 25^{\circ}C$ (see Figure 2)

PARAMETER	FROM TO		TEST CONDITIONS	'S373				'S374		UNIT	
PARAMETER	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT	
<sup>f</sup> max			R <sub>L</sub> = 280 Ω, C <sub>L</sub> = 15 pF, See Note 3				75	100		MHz	
<sup>t</sup> PLH	Data	Any Q	R <sub>L</sub> = 280 Ω, C <sub>L</sub> = 15 pF,		7	12				ns	
<sup>t</sup> PHL	Dala	Ally Q	See Note 3		7	12				115	
<sup>t</sup> PLH	C or CLK	Any Q	R <sub>L</sub> = 280 Ω, C <sub>L</sub> = 15 pF,		7	14		8	15	ns	
<sup>t</sup> PHL		Ally Q	See Note 3		12	18		11	17	115	
<sup>t</sup> PZH	<u>oc</u>	Any Q	R <sub>L</sub> = 280 Ω, C <sub>L</sub> = 15 pF,		8	15		8	15	ns	
<sup>t</sup> PZL	00	Ally Q	See Note 3		11	18		11	18	115	
<sup>t</sup> PHZ	00	Any Q	$R_{I} = 280 \Omega, C_{I} = 5 pF$		6	9		5	9	ns	
<sup>t</sup> PLZ	OC		$R_{L} = 200  S2, C_{L} = 5  \text{pr}$		8	12		7	12	115	

NOTE 3. Maximum clock frequency is tested with all outputs loaded.

fmax = maximum clock frequency

tPLH = propagation delay time, low-to-high-level output

tPHL = propagation delay time, high-to-low-level output

tPZH = output enable time to high level

tpzL = output enable time to low level


tPHZ = output disable time from high level

 $t_{PIZ}$  = output disable time from low level



PARAMETER MEASUREMENT INFORMATION

SDLS165B – OCTOBER 1975 – REVISED AUGUST 2002




- C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- D. S1 and S2 are closed for tPLH, tPHL, tPHZ, and tPLZ; S1 is open and S2 is closed for tPZH; S1 is closed and S2 is open for tPZL.
- E. Phase relationships between inputs and outputs have been chosen arbitrarily for these examples.
- F. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz, Z<sub>O</sub>  $\approx$  50  $\Omega$ , t<sub>f</sub>  $\leq$  1.5 ns, t<sub>f</sub>  $\leq$  2.6 ns.
- G. The outputs are measured one at a time with one input transition per measurement.
- H. All parameters and waveforms are not applicable to all devices .

#### Figure 1. Load Circuits and Voltage Waveforms




SDLS165B – OCTOBER 1975 – REVISED AUGUST 2002



C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
D. S1 and S2 are closed for tpLH, tpHL, tpHZ, and tpLZ; S1 is open and S2 is closed for tpZH; S1 is closed and S2 is open for tpZL.


- D. Strand S2 are closed for tpLH, tpHL, tpHZ, and tpLZ, S1 is open and S2 is closed for tpZH, S1 is closed and S2 is open for tpZL.
   E. All input pulses are supplied by generators having the following characteristics: PRR ≤ 1 MHz, Z<sub>O</sub> ≈ 50 Ω; t<sub>r</sub> and t<sub>f</sub> ≤ 7 ns for Series 54/74 devices and t<sub>r</sub> and t<sub>f</sub> ≤ 2.5 ns for Series 54S/74S devices.
- F. The outputs are measured one at a time with one input transition per measurement.
- G. All parameters and waveforms are not applicable to all devices .





SN54LS373, SN54LS374, SN54S373, SN54S374, SN74LS373, SN74LS374, SN74S373, SN74S374 OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS SDLS165B – OCTOBER 1975 – REVISED AUGUST 2002

## **TYPICAL APPLICATION DATA**







23-Aug-2017

## **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
78011022A	(1) ACTIVE	LCCC	FK	20	1	(2) TBD	(6) POST-PLATE	<sup>(3)</sup> N / A for Pkg Type	-55 to 125	(4/5) 78011022A SNJ54LS 374FK	Samples
7801102RA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	7801102RA SNJ54LS374J	Samples
7801102SA	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	7801102SA SNJ54LS374W	Samples
JM38510/32502B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 32502B2A	Samples
JM38510/32502BRA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 32502BRA	Samples
JM38510/32502BSA	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 32502BSA	Samples
JM38510/32502SRA	ACTIVE	CDIP	J	20	20	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 32502SRA	Samples
JM38510/32502SSA	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 32502SSA	Samples
JM38510/32503B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 32503B2A	Samples
JM38510/32503BRA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 32503BRA	Samples
JM38510/32503BSA	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 32503BSA	Samples
M38510/32502B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/ 32502B2A	Samples
M38510/32502BRA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 32502BRA	Samples
M38510/32502BSA	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 32502BSA	Samples
M38510/32502SRA	ACTIVE	CDIP	J	20	20	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 32502SRA	Samples
M38510/32502SSA	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 32502SSA	Samples
M38510/32503B2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	JM38510/	Samples



# PACKAGE OPTION ADDENDUM

23-Aug-2017

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samp
	(1)		Drannig		۹.9	(2)	(6)	(3)		32503B2A	
M38510/32503BRA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 32503BRA	Samp
M38510/32503BSA	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	JM38510/ 32503BSA	Samp
SN54LS373J	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54LS373J	Samp
SN54LS374J	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type -55 to 125		SN54LS374J	Samp
SN54S373J	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54S373J	Samp
SN54S374J	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54S374J	Samp
SN74LS373DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM 0 to 70		LS373	Samp
SN74LS373DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM 0 to 70		LS373	Samp
SN74LS373DWRE4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS373	Samj
SN74LS373DWRG4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS373	Samj
SN74LS373N	ACTIVE	PDIP	Ν	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type 0 to 70		SN74LS373N	Samj
SN74LS373NE4	ACTIVE	PDIP	Ν	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS373N	Samp
SN74LS373NSR	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS373	Samj
SN74LS374DBR	ACTIVE	SSOP	DB	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS374A	Samj
SN74LS374DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM 0 to 70		LS374	Samj
SN74LS374DWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM 0 to 70		LS374	Sam
SN74LS374DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS374	Sam
SN74LS374DWRG4	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS374	Sam



# PACKAGE OPTION ADDENDUM

23-Aug-2017

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Sample
SN74LS374N	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS374N	Sample
SN74LS374NE4	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS374N	Sample
SN74LS374NSR	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS374	Sample
SN74LS374NSRG4	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS374	Sample
SN74S373N	NRND	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74S373N	
SN74S374N	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74S374N	Sample
SNJ54LS373FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type -55 to 125		SNJ54LS 373FK	Sample
SNJ54LS373J	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type -55 to 125		SNJ54LS373J	Sample
SNJ54LS373W	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	SNJ54LS373W	Sample
SNJ54LS374FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	78011022A SNJ54LS 374FK	Sample
SNJ54LS374J	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	7801102RA SNJ54LS374J	Sample
SNJ54LS374W	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	7801102SA SNJ54LS374W	Sample
SNJ54S373FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	SNJ54S 373FK	Sample
SNJ54S373J	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	SNJ54S373J	Sample
SNJ54S374FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type -55 to 125 SNJ54S 374FK			Sample
SNJ54S374J	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	SNJ54S374J	Sample
SNJ54S374W	ACTIVE	CFP	W	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	SNJ54S374W	Sample

<sup>(1)</sup> The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.



TEXAS INSTRUMENTS

www.ti.com

PACKAGE OPTION ADDENDUM

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption. **Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(<sup>5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF SN54LS373, SN54LS373-SP, SN54LS374, SN54LS373, SN54S374, SN74LS373, SN74LS374, SN74S374 :

• Catalog: SN74LS373, SN54LS373, SN74LS374, SN74S373, SN74S374

- Military: SN54LS373, SN54LS374, SN54S373, SN54S374
- Space: SN54LS373-SP

NOTE: Qualified Version Definitions:

## PACKAGE OPTION ADDENDUM



www.ti.com

23-Aug-2017

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications
- Space Radiation tolerant, ceramic packaging and qualified for use in Space-based application


# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LS373DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74LS373NSR	SO	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1
SN74LS374DBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74LS374DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
SN74LS374NSR	SO	NS	20	2000	330.0	24.4	8.4	13.0	2.5	12.0	24.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

6-May-2017



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LS373DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74LS373NSR	SO	NS	20	2000	367.0	367.0	45.0
SN74LS374DBR	SSOP	DB	20	2000	367.0	367.0	38.0
SN74LS374DWR	SOIC	DW	20	2000	367.0	367.0	45.0
SN74LS374NSR	SO	NS	20	2000	367.0	367.0	45.0

W (R-GDFP-F20)

CERAMIC DUAL FLATPACK



- NOTES: A. All linear dimensions are in inches (millimeters).
  - This drawing is subject to change without notice. В.
  - C. This package can be hermetically sealed with a ceramic lid using glass frit.
    D. Index point is provided on cap for terminal identification only.
    E. Falls within Mil-Std 1835 GDFP2-F20



LEADLESS CERAMIC CHIP CARRIER

FK (S-CQCC-N\*\*) 28 TERMINAL SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

- C. This package can be hermetically sealed with a metal lid.
- D. Falls within JEDEC MS-004



## MECHANICAL DATA

## PLASTIC SMALL-OUTLINE PACKAGE

#### 0,51 0,35 ⊕0,25⊛ 1,27 8 14 0,15 NOM 5,60 8,20 5,00 7,40 $\bigcirc$ Gage Plane ₽ 0,25 7 1 1,05 0,55 0°-10° Δ 0,15 0,05 Seating Plane — 2,00 MAX 0,10PINS \*\* 14 16 20 24 DIM 10,50 10,50 12,90 15,30 A MAX A MIN 9,90 9,90 12,30 14,70 4040062/C 03/03

NOTES: A. All linear dimensions are in millimeters.

NS (R-PDSO-G\*\*)

**14-PINS SHOWN** 

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



J (R-GDIP-T\*\*) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# **MECHANICAL DATA**

MSSO002E - JANUARY 1995 - REVISED DECEMBER 2001

## DB (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-150



# N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



# **DW0020A**



# **PACKAGE OUTLINE**

## SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



# DW0020A

# **EXAMPLE BOARD LAYOUT**

## SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DW0020A

# **EXAMPLE STENCIL DESIGN**

## SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated