

## MM54C922/MM74C922 16-Key Encoder MM54C923/MM74C923 20-Key Encoder

### **General Description**

These CMOS key encoders provide all the necessary logic to fully encode an array of SPST switches. The keyboard scan can be implemented by either an external clock or external capacitor. These encoders also have on-chip pullup devices which permit switches with up to 50 k $\Omega$  on resistance to be used. No diodes in the switch array are needed to eliminate ghost switches. The internal debounce circuit needs only a single external capacitor and can be defeated by omitting the capacitor. A Data Available output goes to a high level when a valid keyboard entry has been made. The Data Available output returns to a low level when the entered key is released, even if another key is depressed. The Data Available will return high to indicate acceptance of the new key after a normal debounce period; this two-key rollover is provided between any two switches.

An internal register remembers the last key pressed even after the key is released. The TRI-STATE® outputs provide for easy expansion and bus operation and are LPTTL compatible.


### Features

- 50 kΩ maximum switch on resistance
- On or off chip clock
- On-chip row pull-up devices
- 2 key roll-over
- Keybounce elimination with single capacitor
- Last key register at outputs
- TRI-STATE outpust LPTTL compatible

Wide supply range

Low power consumption






MM54C922/MM74C922 16-Key Encoder, MM54C923/MM74C923 20-Key Encodei


3V to 15V


July 1993

please d	y/Aerospace specified devices are contact the National Semiconduct stributors for availability and specifi	or Sales	Storage Temp Power Dissipa Dual-In-Line	−65°C to +150°C 700 mW 500 mW				
Voltage at	• •		Small Outli					
•	Temperature Range		Operating V <sub>CC</sub> Range			3V to 15V		
MM54C922, MM54C923 -55°C to +125°C			V <sub>CC</sub>	18\				
		to +85°C		atura	100			
	antriaal Characteristics			10 seconds)		,	260°C	
Symbol	ectrical Characteristics Parameter		apply across terr <b>litions</b>	perature range i Min	unless otherv Typ	Max	lied Units	
смоs то	CMOS	•					-	
V <sub>T+</sub>	Positive-Going Threshold Voltage	$V_{\rm CC} = 5V, I_{\rm I}$	N > 0.7  mA	3.0	3.6	4.3	V	
•1+	at Osc and KBM Inputs		$I_{\rm IN} \ge 1.4  \rm mA$	6.0	6.8	8.6	v	
			$I_{\rm IN} \ge 2.1  \rm mA$	9.0	10	12.9	l v	
V <sub>T</sub> -	Negative-Going Threshold Voltage	$V_{\rm CC} = 5V, I_{\rm I}$		0.7	1.4	2.0	v	
•	at Osc and KBM Inputs		$N \ge 0.7 \text{ mA}$ $I_{\text{IN}} \ge 1.4 \text{ mA}$	1.4	3.2	2.0 4.0	v v	
			$I_{\rm IN} \ge 2.1  {\rm mA}$	2.1	5	6.0	v	
Varia							v	
V <sub>IN(1)</sub>	Logical "1" Input Voltage, Except Osc and KBM Inputs	$V_{CC} = 5V$ $V_{CC} = 10V$		3.5 8.0	4.5 9			
		$V_{CC} = 10V$ $V_{CC} = 15V$		12.5	9 13.5		v	
				12.5		1 5	v	
V <sub>IN(0)</sub>	Logical "0" Input Voltage, Except Osc and KBM Inputs	$V_{CC} = 5V$ $V_{CC} = 10V$			0.5 1	1.5 2		
		$V_{CC} = 10V$ $V_{CC} = 15V$			1.5	2 2.5	V V	
I <sub>rp</sub>	Row Pull-Up Current at Y1, Y2,		$V_{\rm IN}=0.1~V_{\rm CC}$		-2	-5	μA	
	Y3, Y4 and Y5 Inputs	$V_{CC} = 10V$ $V_{CC} = 15V$			-10 -22	-20 -45	μΑ	
	· · · · · · · · · · · · · · · · · · ·	$V_{\rm CC} = 15V$			-22	-45	μΑ	
V <sub>OUT(1)</sub>	Logical "1" Output Voltage		$p = -10 \mu A$	4.5				
			$I_{O} = -10 \mu A$	9				
			$I_{O} = -10 \ \mu A$	13.5				
V <sub>OUT(0)</sub>	Logical "0" Output Voltage	$V_{\rm CC} = 5V, I_{\rm C}$				0.5		
		$V_{\rm CC} = 10V,$				1		
		$V_{\rm CC} = 15V,$				1.5	V	
R <sub>on</sub>	Column "ON" Resistance at	$V_{\rm CC} = 5V, V$	•		500	1400	Ω	
	X1, X2, X3 and X4 Outputs	$V_{\rm CC} = 10V,$			300	700	Ω	
		$V_{\rm CC} = 15V,$	$V_0 = 1.5V$		200	500	Ω	
ICC	Supply Current	$V_{CC} = 5V$			0.55	1.1	mA	
	Osc at 0V, (one Y low)	$V_{CC} = 10V$			1.1	1.9	mA	
		$V_{CC} = 15V$			1.7	2.6	mA	
I <sub>IN(1)</sub>	Logical "1" Input Current at Output Enable	$V_{\rm CC} = 15V,$	$V_{IN} = 15V$		0.005	1.0	μA	
I <sub>IN(0)</sub>	Logical "0" Input Current at Output Enable	$V_{\rm CC} = 15V,$	$V_{IN} = 0V$	-1.0	-0.005		μA	
CMOS/LP				·			·	
V <sub>IN(1)</sub>	Logical "1" Input Voltage, Except Osc and KBM Inputs	54C, V <sub>CC</sub> = 74C, V <sub>CC</sub> =		$V_{CC} - 1.5$ $V_{CC} - 1.5$			V V	
V <sub>IN(0)</sub>	Logical "0" Input Voltage, Except Osc and KBM Inputs	54C, V <sub>CC</sub> = 74C, V <sub>CC</sub> =	4.5V			0.8 0.8	v v	
V	Logical "1" Output Voltage					0.0	- ·	
V <sub>OUT(1)</sub>		54C, V <sub>CC</sub> =	4.5V 360 μA	2.4			V	
		74C, $V_{CC} =$		2.4			v	
V <sub>OUT(0)</sub>	Logical "0" Output Voltage	54C, V <sub>CC</sub> =	4.5V			0.4	v	
·		74C, V <sub>CC</sub> =	360 μΑ 4.75V 360 μΑ			0.4	v	

Symbol	Parameter	Conditions	Min	Т	/p	Max	Units
OUTPUT	DRIVE (See 54C/74C Family Ch	aracteristics Data Sheet) (Short	Circuit Cu	rrent)		I	
ISOURCE	Output Source Current (P-Channel)		-1.75	-:	3.3		mA
ISOURCE	Output Source Current (P-Channel)	$V_{CC} = 10V, V_{OUT} = 0V,$ $T_A = 25^{\circ}C$	-8	-15			mA
I <sub>SINK</sub>	Output Sink Current (N-Channel)	$V_{CC} = 5V, V_{OUT} = V_{CC},$ $T_A = 25^{\circ}C$	1.75	3.	3.6		mA
ISINK	Output Sink Current (N-Channel)	$\label{eq:V_CC} \begin{array}{l} V_{CC} = 10V, \ V_{OUT} = V_{CC}, \\ T_A = 25^\circ C \end{array}$	$V_{CC} = 10V, V_{OUT} = V_{CC},$ $T_{A} = 25^{\circ}C$				mA
AC Ele	ctrical Characteristi	$CS^*$ T <sub>A</sub> = 25°C, C <sub>L</sub> = 50 pF, u	nless otherv	vise notec	I		
Symbol	Parameter	Conditions		Min	Тур	Max	Unit
<sup>t</sup> pd0, <sup>t</sup> pd1	Propagation Delay Time to Logical "0" or Logical "1" from D.A.	$C_{L} = 50 \text{ pF} (Figure 1)$ $V_{CC} = 5V$ $V_{CC} = 10V$ $V_{CC} = 15V$			60 35 25	150 80 60	ns ns ns
t <sub>0H</sub> , t <sub>1H</sub>	Propagation Delay Time from Logical "0" or Logical "1" into High Impedance State	$ \begin{array}{c c} R_L = 10k, C_L = 10 \text{ pF} (\textit{H} \\ V_{CC} = 5V, R_L = 10k \\ V_{CC} = 10V, C_L = 10 \text{ pF} \\ V_{CC} = 15V \end{array} $	Figure 2)		80 65 50	200 150 110	ns ns ns
t <sub>H0</sub> , t <sub>H1</sub>	Propagation Delay Time from High Impedance State to a Logical "0" or Logical "1"		Figure 2)		100 55 40	250 125 90	ns ns ns
CIN	Input Capacitance	Any Input (Note 2)			5	7.5	pF
Соит	TRI-STATE Output Capacitar	nce Any Output (Note 2)			10		pF
Switch	ing Time Waveform	s	_	OUTPUT ENABLE		0.5 V <sub>CC</sub>	
ANY OTHEI Ke <sup>v</sup> datj					/0L	-10% ↓ TRI4	STATE







#### **Theory of Operation**

The MM74C922/MM74C923 Keyboard Encoders implement all the logic necessary to interface a 16 or 20 SPST key switch matrix to a digital system. The encoder will convert a key switch closer to a 4(MM74C922) or 5(MM74C923) bit nibble. The designer can control both the keyboard scan rate and the key debounce period by altering the oscillator capacitor,  $C_{OSE}$ , and the key bounce mask capacitor,  $C_{MSK}$ . Thus, the MM74C922/MM74C923's performance can be optimized for many keyboards.

The keyboard encoders connect to a switch matrix that is 4 rows by 4 columns (MM74C922) or 5 rows by 4 columns (MM74C923). When no keys are depressed, the row inputs are pulled high by internal pull-ups and the column outputs sequentially output a logic "0". These outputs are open drain and are therefore low for 25% of the time and otherwise off. The column scan rate is controlled by the oscillator input, which consists of a Schmitt trigger oscillator, a 2-bit counter, and a 2-4-bit decoder.

When a key is depressed, key 0, for example, nothing will happen when the X1 input is off, since Y1 will remain high. When the X1 column is scanned, X1 goes low and Y1 will go low. This disables the counter and keeps X1 low. Y1 going


low also initiates the key bounce circuit timing and locks out the other Y inputs. The key code to be output is a combination of the frozen counter value and the decoded Y inputs. Once the key bounce circuit times out, the data is latched, and the Data Available (DAV) output goes high.


If, during the key closure the switch bounces, Y1 input will go high again, restarting the scan and resetting the key bounce circuitry. The key may bounce several times, but as soon as the switch stays low for a debounce period, the closure is assumed valid and the data is latched.


A key may also bounce when it is released. To ensure that the encoder does not recognize this bounce as another key closure, the debounce circuit must time out before another closure is recognized.

The two-key roll-over feature can be illustrated by assuming a key is depressed, and then a second key is depressed. Since all scanning has stopped, and all other Y inputs are disabled, the second key is not recognized until the first key is lifted and the key bounce circuitry has reset.


The output latches feed TRI-STATE, which is enabled when the Output Enable ( $\overline{OE})$  input is taken low.











National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications

This datasheet has been downloaded from:

www.DatasheetCatalog.com

Datasheets for electronic components.

# National Semiconductor was acquired by Texas Instruments.

http://www.ti.com/corp/docs/investor\_relations/pr\_09\_23\_2011\_national\_semiconductor.html

This file is the datasheet for the following electronic components:

74C923 - http://www.ti.com/product/74c923?HQS=TI-null-null-dscatalog-df-pf-null-wwe 74C922 - http://www.ti.com/product/74c922?HQS=TI-null-null-dscatalog-df-pf-null-wwe