SN54LS375, SN74LS375 4-BIT BISTABLE LATCHES

SDLS166 OCTOBER 1976 - REVISED MARCH 1988

Supply Voltage and Ground on Corner
 Pins To Simplify P-C Board Layout

description

The SN54LS375 and SN74LS375 bistable latches are electrically and functionally identical to the SN54LS75 and SN74LS75, respectively. Only the arrangement of the terminals has been changed in the SN54LS375 and SN74LS375.


These latches are ideally suited for use as temporary storage for binary information between processing units and input/output or indicator units. Information present at a data (D) input is transferred to the Q output when the enable (C) is high and the Q output will follow the data input as long as the enable remains high. When the enable goes low, the information (that was present at the data input at the time the transition occurred) is retained at the Q output until the enable goes high.

All inputs are diode-clamped to minimize transmissionline effects and simplify system design. The SN54LS375 is characterized for operation over the full military temperature range of - 55 °C to 125 °C; SN74LS375 is characterized for operation from 0 °C to 70 °C.

	FUNCTION TABLE (EACH LATCH)										
1	INP	UTS	OUTPU	JTS							
	D	G	Q	ā							
	Ľ	н	L	н							
	н	н	н	L							
	×	L	00	σo							

 $\label{eq:H} \begin{array}{l} H \doteq high level, \ L \equiv low level, \ X \equiv irrelevant \\ Q_0 \equiv the level of \ Q \ before the high-to low transition of \ C. \end{array}$


logic symbol[†]



[†]This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.


Pin numbers shown are for D, J, N, and W packages.

SN54L\$375 ... J OR W PACKAGE SN74LS375 ... D OR N PACKAGE (TOP VIEW) 10 []2 15 4D 14 40 10 []3 10,20 Π4 13 40 12 3C,4C **∐**5 20 <u>]</u>6 20 11 30 10 30 9 30 Π, 2D GND Π_8 SN54LS375 FK PACKAGE (TOP VIEW) 10 日4 4ū 18 [




NC - No internal connection

logic diagram (each latch)



schematics of inputs and outputs



PRODUCTION DATA documents contain information current as of publication data. Products conform to opecifications per the terms of Taxas Instruments standard warranty. Production processing does not necessarily include tasting of all parameters.



SN54LS375, SN74LS375 **4 BIT BISTABLE LATCHES**

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1) Input voltage																		
Operating free-air temperature range	SN54L5375 SN74LS375															-55	°C to	125°C
Storage temperature range	SN/4LS3/5	•	•	,	•		•	•	•	•	:		•	•	•	-65	°C to	150°C

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

			SN54LS375					
		MIN	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage	4.5	5	5.5	4,75	5	5.25	V
VIH	High-lever input voltage	2			2			
VIL	Low-level input voltage		·	0.7			0.8	V
юн	High-level output current			~ 0.4		_	- 0.4	mA
IOL	Low-level output current			4			8	mΑ
tw	Width of enabling pulse	20			20			ns
:setup	Setup time	20			20			ns
thold	Hold time	0			0			ПS
TA	Operating free-air temperature	- 55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

			SN54LS	375		375				
PARAMETER	TEST COND		MIN	TYP‡	MAX	MIN	TYP‡	MAX	דואט	
Vik	V _{CC} ≈ MIN, 1 ₁ ≈ −18 mA				-1.5			- 1.5	V	
VOH	$V_{CC} = MIN, V_{IH} = 2 V,$ $I_{OH} = -0.4 mA$	V _{IL} = MAX	2.5	3.5		2.7	3.5		v	
V.	$V_{CC} = MIN, V_{IH} = 2 V,$	10L = 4 mA		0.25	0.4		0.25			
VOL	VIL = MAX	IOL = 8 mA					0.35	0.5	1 [×]	
	$\lambda = M \Delta Y = \lambda = -2 V$	Dinput			0.1			0.1	mA	
11	$V_{CC} = MAX$. $V_{I} = 7V$	Cinput			0.4			0.4	1 """	
1	Vcc = MAX V1 = 2.7 V	D input			20		••	20		
ін	VCC - WAX VI - 2.7 0	Cinput			80			80	⊣	
		Dinput			- 0.4			- 0.4	mA	
11	$V_{CC} = MAX, V_{\parallel} = 0.4 V$	C input			- 16			- 1.6	1	
105 s	V _{CC} ÷ MAX		-20		- 100	-20		- 100	mΑ	
100	VCC = MAX. See Note 2			6.3	12		6.3	12	mA	

f For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 \ddagger All typical values are at VCC = 5 V, TA = 25 C.

§ Not more than one output should be shorted at a time. NOTE 2 - I CC is tested with all inputs grounded and all outputs open.

switching characteristics, VCC = 5 V, TA = 25° C (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CO	MIN TYP	MAX	UNIT	
¹ PLH	D	0			15	27	
трнс	D	Ŭ			9	17	ns
1PLH	 D	5	$B_{L} = 2 k \Omega$.	C _L ≃ 15 pF	12	20	ns
^t PHL		u	0 L 2 K39,	of - ip bi	7	15	115
↑₽СН	с				15	27	
^t PHL					14	25	ns
1PLH	c	ā			16	30	
^t PHL	C				7	15	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.





PACKAGING INFORMATION

Orderable Device	Status	Package Type	-	Pins	-	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
SN54LS375J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SN54LS375J	Samples
SN74LS375D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS375	Samples
SN74LS375D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	LS375	Samples
SN74LS375N	ACTIVE	PDIP	Ν	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS375N	Samples
SN74LS375N	ACTIVE	PDIP	Ν	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN74LS375N	Samples
SNJ54LS375J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SNJ54LS375J	Samples
SNJ54LS375J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	SNJ54LS375J	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



www.ti.com

PACKAGE OPTION ADDENDUM

24-Aug-2018

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54LS375, SN74LS375 :

Catalog: SN74LS375

• Military: SN54LS375

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



4211283-4/E 08/12

D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) –16x0,55 -14x1,27 -14x1,27 16x1,50 5,40 5.40 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 .55 Example 1. Solder Mask Opening (See Note E) -0,07 All Around

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



J (R-GDIP-T**) 14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated