

# GD4051B

## 8-CHANNEL ANALOG MULTIPLEXER/DEMULTIPLEXER

**DESCRIPTION** — The 4051B is an 8-Channel Analog Multiplexer/Demultiplexer with three Address Inputs ( $A_0$ - $A_2$ ), an active LOW Enable Input ( $\bar{E}$ ), eight Independent Inputs/Outputs ( $Y_0$ - $Y_7$ ) and a Common Input/Output ( $Z$ ).

The 4051B contains eight bidirectional analog switches, each with one side connected to an Independent Input/Output ( $Y_0$ - $Y_7$ ) and the other side connected to a Common Input/Output ( $Z$ ). With the Enable Input ( $\bar{E}$ ) LOW, one of the eight switches is selected (low impedance, ON state) by the three Address Inputs ( $A_0$ - $A_2$ ). With the Enable Input ( $\bar{E}$ ) HIGH, all switches are in the high impedance OFF state, independent of the Address Inputs.

$V_{DD}$  and  $V_{SS}$  are the two supply voltage connections for the digital control inputs ( $A_0$ - $A_2$ ,  $\bar{E}$ ). Their voltage limits are the same as for all other digital CMOS. The analog Inputs/Outputs ( $Y_0$ - $Y_7$ ,  $Z$ ) can swing between  $V_{DD}$  as a positive limit and  $V_{EE}$  as a negative limit.  $V_{DD}$ - $V_{EE}$  may not exceed 15 V. For operation as a digital multiplexer/demultiplexer,  $V_{EE}$  is connected to  $V_{SS}$  (typically ground).

- ANALOG OR DIGITAL MULTIPLEXER/DEMULTIPLEXER
- COMMON ENABLE INPUT (ACTIVE LOW)

**PIN NAMES**


$Y_0$ - $Y_7$	Independent Inputs/Outputs
$A_0$ - $A_2$	Address Inputs
$\bar{E}$	Enable Input (Active LOW)
$Z$	Common Input/Output

**TRUTH TABLE**

INPUTS				CHANNELS							
$\bar{E}$	$A_2$	$A_1$	$A_0$	$Y_0$ - $Z$	$Y_1$ - $Z$	$Y_2$ - $Z$	$Y_3$ - $Z$	$Y_4$ - $Z$	$Y_5$ - $Z$	$Y_6$ - $Z$	$Y_7$ - $Z$
L	L	L	L	ON	OFF	OFF	OFF	OFF	OFF	OFF	OFF
L	L	L	H	OFF	ON	OFF	OFF	OFF	OFF	OFF	OFF
L	L	H	L	OFF	OFF	ON	OFF	OFF	OFF	OFF	OFF
L	L	H	H	OFF	OFF	OFF	ON	OFF	OFF	OFF	OFF
L	H	L	L	OFF	OFF	OFF	OFF	ON	OFF	OFF	OFF
L	H	L	H	OFF	OFF	OFF	OFF	OFF	ON	OFF	OFF
L	H	H	L	OFF	OFF	OFF	OFF	OFF	OFF	ON	OFF
L	H	H	H	OFF	OFF	OFF	OFF	OFF	OFF	OFF	ON
H	X	X	X	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF


L = LOW Level  
H = HIGH Level  
X = Don't Care

**LOGIC SYMBOL**




$V_{DD}$  = Pin 16  
 $V_{SS}$  = Pin 8  
 $V_{EE}$  = Pin 7

**CONNECTION DIAGRAM  
DIP (TOP VIEW)**



**NOTE:**  
The SO Package has the same pinouts (Connection Diagram as the Dual In-Line Package).

**4051B FUNCTIONAL LOGIC DIAGRAM**



$V_{DD}$  = Pin 16  
 $V_{SS}$  = Pin 8  
 $V_{EE}$  = Pin 7  
○ = Pin Numbers

GS CMOS · GD4051B

DC CHARACTERISTICS:  $V_{DD}$  as shown,  $V_{EE} = 0\text{ V}$  (See Note 1)

SYMBOL	PARAMETER		LIMITS									UNITS	TEMP	TEST CONDITIONS
			$V_{DD} = 5\text{ V}$			$V_{DD} = 10\text{ V}$			$V_{DD} = 15\text{ V}$					
			MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX			
$R_{ON}$	ON Resistance	XC		95	900		55	380		35	210	$\Omega$	MIN 25°C	$V_{is} = V_{DD}$ to $V_{EE}$ Note 2
				100	1000		65	500		40	280			
	XM		125	1100		100	600		65	340	$\Omega$	MIN 25°C		
			150	1150		110	660		70	370			MAX	
$\Delta R_{ON}$	"Δ" ON Resistance Between Any Two Channels			25			10			5		$\Omega$		25°C
$I_Z$	OFF State Leakage Current, All Channels OFF	XC						800				nA	25°C	$E = V_{DD}$ $V_{SS} = V_{DD}/2$ $V_{is} = V_{DD}$ or $V_{EE}$ $V_{os} = V_{EE}$ or $V_{DD}$ <hr/> $E = V_{SS} = V_{DD}/2$ $V_{is} = V_{DD}$ or $V_{EE}$ $V_{os} = V_{EE}$ or $V_{DD}$
		XM						80						
	Any Channel OFF	XC						100						
		XM						10						
$I_{DD}$	Quiescent Power	XC		20			40			80	$\mu\text{A}$	MIN, 25°C MAX	$V_{SS} = V_{EE}$ All inputs at $V_{DD}$ or $V_{EE}$	
				150			300			600				
	Supply Dissipation	XC		5			10			20	$\mu\text{A}$	MIN, 25°C MAX		
		XM		150			300			600				

Notes on following page.

GS CMOS · GD4051B

AC CHARACTERISTICS AND SET-UP REQUIREMENTS:  $V_{DD}$  as shown,  $V_{EE} = 0\text{ V}$ ,  $T_A = 25^\circ\text{C}$  (See Note 3)

SYMBOL	PARAMETER	LIMITS									UNITS	TEST CONDITIONS
		$V_{DD} = 5\text{ V}$			$V_{DD} = 10\text{ V}$			$V_{DD} = 15\text{ V}$				
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX		
$t_{PLH}$	Propagation Delay, Input to Output		25			10			6		ns	$C_L = 50\text{ pF}$ , $R_L = 200\text{ k}\Omega$ $\bar{E} = V_{SS} = V_{EE}$ .
$t_{PHL}$			10			6			4			
$t_{PLH}$	Propagation Delay, Address to Output		170			95			80		ns	$A_n$ or $V_{is} = V_{DD}$ or $V_{EE}$ Note 5
$t_{PHL}$			210			125			95			
$t_{PZL}$	Output Enable Time		185			95			75		ns	$C_L = 50\text{ pF}$ , $R_L = 1\text{ k}\Omega$ $E$ or $A_n = V_{SS} = V_{EE}$
$t_{PZH}$			205			105			85			
$t_{PLZ}$	Output Disable Time		1250			1130			1080		ns	$V_{is} = V_{DD}$ or $V_{EE}$ Note 5
$t_{PHZ}$			1240			1120			1070			
	Distortion, Sine Wave Response		0.2			0.2			0.2		%	$R_L = 10\text{ k}\Omega$ $V_{SS} = V_{DD}/2$ , $\bar{E} = V_{EE}$ , $V_{is} = V_{DD}/2$ (sine wave) p-p $f_{is} = 1\text{ kHz}$
	Crosstalk Between Any Two Channels					1					MHz	$R_L = 1\text{ k}\Omega$ , $\bar{E} = V_{EE}$ $V_{is} = V_{DD}/2$ (sine wave) p-p at $-40\text{ dB}$ $V_{SS} = V_{DD}/2$ , $20\text{ Log}_{10}$ $(V_{os}/V_{is}) = -40\text{ dB}$
	OFF State Feedthrough					1					MHz	$R_L = 1\text{ k}\Omega$ , $V_{SS} = V_{DD}/2$ $\bar{E} = V_{DD}$ $V_{is} = V_{DD}/2$ (sine wave) p-p $20\text{ Log}_{10} (V_{os}/V_{is}) = -40\text{ dB}$
$f_{MAX}$	ON State Frequency Response		13			40			70		MHz	$R_L = 1\text{ k}\Omega$ , $\bar{E} = V_{SS}$ $V_{is} = V_{DD}/2$ (sine wave) p-p $V_{SS} = V_{DD}/2$ $20\text{ Log}_{10} (V_{os}/V_{os} @ 1\text{ kHz})$ $= -3\text{ dB}$

NOTES:

- Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.
- $\bar{E} = V_{SS}$ ,  $R_L = 10\text{ k}\Omega$ , any channel selected and  $V_{SS} = V_{EE}$  or  $V_{DD}/2$ .
- Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.
- $V_{is}/V_{os}$  is the voltage signal at an Input/Output terminal ( $V_n/Z_n$ ).
- $V_{in} = V_{DD}$  (Square Wave), Input transition times  $\leq 20\text{ ns}$ ,  $R_L = 10\text{ k}\Omega$
- In certain applications, the current through the external load resistor ( $R_L$ ) may include both  $V_{DD}$  and signal line components. To avoid drawing  $V_{DD}$  current when switch current flows into terminals 1, 2, 4, 5, 12, 13, 14, or 15 the voltage drop across the bidirectional switch must not exceed 0.5 V at  $T_A \leq 25^\circ\text{C}$ , or 0.3 V at  $T_A > 25^\circ\text{C}$ . No  $V_{DD}$  current will flow through  $R_L$  if the switch current flows into terminal 3.