# **GD4051B**

# 8-CHANNEL ANALOG MULTIPLEXER/DEMULTIPLEXER

DESCRIPTION - The 40518 is an 8-Channel Analog Multiplexer/Demultiplexer with three Address Inputs  $(A_0-A_2)$ , an active LOW Enable Input (E), eight independent inputs  $(Y_0-Y_7)$  and a Common input/Output (Z).

The 4051B contains eight bidirectional analog switches, each with one side connected to an Independent input/Output  $(Y_0-Y_7)$  and the other side connected to a Common input/Output (Z). With the Enable Input (E) LOW, one of the eight switches is selected (low impedance, ON state) by the three Address Inputs  $(A_0-A_2)$ . With the Enable Input  $(\bar{E})$  HIGH, all switches are in the high impedance OFF state, independent of the Address Inputs.

 $V_{DD}$  and  $V_{SS}$  are the two supply voltage connections for the digital control inputs  $(A_0-A_2,\overline{E})$ . Their voltage limits are the same as for all other digital CMOS. The analog inputs/outputs  $(Y_0-Y_2,Z)$  can swing between  $V_{DD}$  as a positive limit and  $V_{EE}$  as a negative limit.  $V_{DD}-V_{EE}$  may not exceed 15 V. For operation as a digital multiplexer/demultiplexer,  $V_{EE}$  is connected to  $V_{SS}$  (typically ground).

- ANALOG OR DIGITAL MULTIPLEXER/DEMULTIPLEXER
- COMMON ENABLE INPUT (ACTIVE LOW)

## PIN NAMES

Y0-Y7 AO-A2 Independent inputs/Outputs

Address Inputs

Enable Input (Active LOW) Common Input/Output


#### **TRUTH TABLE**


	IN	PUTS		CHANNELS									
Ē	A <sub>2</sub>	Αı	A <sub>0</sub>	Y <sub>0</sub> -z	Y1-Z	Y <sub>2</sub> -z	Y <sub>3</sub> -Z	Y <sub>4</sub> -Z	Y <sub>5</sub> -Z	Y <sub>6</sub> -Z	Y <sub>7</sub> –Z		
L	L	L	L	ON	OFF	OFF	OFF	OFF	OFF	OFF	OFF		
L	L	L	н	OFF	ON	OFF	OFF	OFF	OFF	OFF	OFF		
L	L	Н	L	OFF	OFF	ON	OFF	OFF	OFF	OFF	OFF		
L	L	Н	н	OFF	OFF	OFF	ON	OFF	OFF	OFF	OFF		
L	Н	L	L	OFF	OFF	OFF	OFF	ON	OFF	OFF	OFF		
ᅵᅵᅵ	н	L	н	OFF	OFF	OFF	OFF	OFF	ON	OFF	OFF		
ᅵᅵ	н	н	L	OFF	OFF	OFF	OFF	OFF	OFF	ON	OFF		
-	н	H	н	OFF	OFF	OFF	OFF	OFF	OFF	OFF	ON		
Н	Х	х	_ X	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF		

= LOW Level

H = HIGH Level

X = Don't Care





Dual In-line Package,

DC CHARACTERISTICS: V<sub>DD</sub> as shown, V<sub>EE</sub> = 0 V (See Note 1)

			LIMITS											
SYMBOL	PARAMET	V <sub>DD</sub> = 5 V			V <sub>DD</sub> = 10 V			V <sub>DD</sub> = 15 V			UNITS	TEMP	TEST CONDITIONS	
			TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX				
				95	900		55	380		35	210		MIN	
				100	1000		65	500		40	280	Ω	25°C	
RON	ON Resistance	xc		125	1100		100	600		65	340		MAX	Vis = VDD to VEE
				90	850		50	340		30	190		MIN	Note 2
		XM		100	1000		65	500		40	280	Ω	25° C	
				150	1150		110	660		70	370_		MAX	
	"Δ" ON Resis	st-												
ΔRON	ance Between Any			25			10			5		Ω	25°C	Note 2
	Two Channels										<u> </u>			
	OFF State	хc						800				nA 25°	25°C	E = V <sub>DD</sub> V <sub>SS</sub> = V <sub>DD</sub> /2 V <sub>is</sub> = V <sub>DD</sub> or V <sub>EE</sub> V <sub>OS</sub> = V <sub>EE</sub> or V <sub>DD</sub> E = V <sub>SS</sub> = V <sub>DD</sub> /2
	Leakage Current, All Channels OFF						<u> </u>	ļ <u>.</u>	<u> </u>					
		хм				1		80						
<sup>1</sup> Z		'''	ļ	<u> </u>	<u> </u>		1	ļ <u> </u>	<u> </u>	<b>├</b>	ļ			
	Any Channel	хc						100						1
		XM						10						Vis = VDD or VEE
	OFF		<del> </del>	<u> </u>		ļ	ļ	<del>                                     </del>	<del> </del>	<b></b>	<del>  </del>	<u> </u>	4411 0F0 -	Vos = VEE or VDD
IDD	Quiescent Power	l xc		20			40			80	μΑ	MIN, 25°C	VSS = VEE	
					150			300	ļ—	<u> </u>	600		MAX	All inputs at
	Supply	ХМ			5			10		1	20	μА	MIN, 25°C	VDD or VEE
	Dissipation				150	1		300	1		600		MAX	- JD T CC

Notes on following page.

AC CHARACTERISTICS AND SET-UP REQUIREMENTS:  $V_{DD}$  as shown,  $V_{EE}$  = 0 V,  $T_A$  = 25°C (See Note 3)

	1	LIMITS												
SYMBOL	PARAMETER	V <sub>DD</sub> = 5 V			V <sub>DD</sub> = 10 V			V <sub>DD</sub> = 15 V			UNITS	TEST CONDITIONS		
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX				
<sup>t</sup> PLH <u><sup>t</sup>PHL</u>			25 10			10 6			6		ns	$C_L = 50 \text{ pF}, R_L = 200 \text{ k}\Omega$ $\overline{E} = V_{SS} = V_{EE},$		
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Address to Output		170 210			95 125			80 95		ns	A <sub>n</sub> or V <sub>i\$</sub> = V <sub>DD</sub> or V <sub>EE</sub> Note 5		
tPZL tPZH	Output Enable Time		185 205			95 105			75 85		ns	C <sub>L</sub> = 50 pF, R <sub>L</sub> = 1 kΩ E or A <sub>D</sub> = V <sub>SS</sub> = V <sub>EE</sub>		
tPLZ tPHZ	Output Disable Time		1250 1240			1130 1120			1080 1070		ns	V <sub>IS</sub> = V <sub>DD</sub> or V <sub>EE</sub> Note 5		
	Distortion, Sine Wave Response		0.2			0.2			0.2		%	$R_L = 10 \text{ k}\Omega$ $V_{SS} = V_{DD}/2$ , $\overline{E} = V_{EE}$ , $V_{1S} = V_{DD}/2$ (sine wave) p- $f_{1S} = 1 \text{ kHz}$		
	Crosstalk Between Any Two Channels					1					MHz	R <sub>L</sub> = 1 k $\Omega$ $\overline{E}$ = V <sub>E</sub> V <sub>IS</sub> = V <sub>DD</sub> /2 (sine wave) p- at -40 dB V <sub>SS</sub> = V <sub>DD</sub> /2, 20 Log <sub>10</sub> (V <sub>OS</sub> /V <sub>IS</sub> ) = -40 dB		
	OFF State Feedthrough					1					MHz	$R_L = 1 \text{ k}\Omega$ , $V_{SS} = V_{DD}/2$ $E = V_{DD}$ $V_{is} = V_{DD}/2$ (sine wave) p-1 20 Log <sub>10</sub> ( $V_{OS}/V_{iS}$ ) = -40 o		
MAX	ON State Frequency Response		13			40			70		MHz	$R_L = 1 \text{ k}\Omega$ , $\overline{E} = V_{SS}$ $V_{1S} = V_{DD}/2 \text{ (sine wave)p-1}$ $V_{SS} = V_{DD}/2$ 20 Log10 ( $V_{OS}/V_{OS}$ @ 1 kHz = -3 dB		

### NOTES:

4.  $V_{is}/V_{OS}$  is the voltage signal at an Input/Output terminal  $(Y_n/Z_n)$ . 5.  $V_{IN} = V_{DD}$  (Square Wave), Input transition times  $\leq 20$  ns,  $R_L = 10$  k $\Omega$ 

Additional DC Characteristics are listed in this section under 4000B Series CMOS Family Characteristics.  $E = V_{SS} R_L = 10 \text{ k}\Omega$ , any channel selected and  $V_{SS} = V_{EE}$  or  $V_{DD/2}$ .

Propagation Delays and Output Transition Times are graphically described in this section under 4000B Series CMOS Family Characteristics.

<sup>5.</sup> VIN = VDD require vaver, import ransation times < 20 is, r<sub>L</sub> = 10 × 10.
6. In certain applications, the current through the external load resistor (R<sub>L</sub>) may include both V<sub>DD</sub> and signal line components. To avoid drawing V<sub>DD</sub> current when switch current flows into terminals 1, 2, 4, 5, 12, 13, 14, or 15 the voltage drop across the bidirectional switch must not exceed 0.5 V at T<sub>A</sub> ≤ 25°C, or 0.3 V at T<sub>A</sub> > 25°C. No V<sub>DD</sub> current will flow through R<sub>L</sub> if the switch current flows into