National Semiconductor

LF155/LF156/LF157 Series Monolithic JFET Input Operational Amplifiers

General Description

These are the first monolithic JFET input operational amplifiers to incorporate well matched, high voltage JFETs on the same chip with standard bipolar transistors (BI-FETTM Technology). These amplifiers feature low input bias and offset currents/low offset voltage and offset voltage drift, coupled with offset adjust which does not degrade drift or common mode rejection. The devices are also designed for high slew rate, wide bandwidth, extremely fast settling time, low voltage and current noise and a low 1/f noise corner.

Advantages

- Replace expensive hybrid and module FET op amps
- Rugged JFETs allow blow-out free handling compared with MOSFET input devices
- Excellent for low noise applications using either high or low source impedance—very low 1/f corner
- Offset adjust does not degrade drift or common-mode rejection as in most monolithic amplifiers
- New output stage allows use of large capacitive loads (5,000 pF) without stability problems
- Internal compensation and large differential input voltage capability

Applications

- Precision high speed integrators
- Fast D/A and A/D converters
- High impedance buffers
- Wideband, low noise, low drift amplifiers
- Logarithmic amplifiers

- Photocell amplifiers
- Sample and Hold circuits


Common Features

(LF155A, LF156A, LF157A)

- Low input bias current30 pALow input bias current30 pALow input Offset Current3 pAHigh input impedance $10^{12}\Omega$ Low input offset voltage1 mVLow input offset voltage temp. drift $3 \mu V/^{\circ}C$ Low input noise current $0.01 pA/\sqrt{Hz}$ High common-mode rejection ratio100 dB
- Large dc voltage gain 106 dB

Uncommon Features

	LF155A	LF156A	LF157A (A _V =5)	Units
 Extremely fast settling time to 0.01% 	4	1.5	1.5	μs
Fast slew				
rate	5	12	50	V/µs
 Wide gain bandwidth 	2.5	5	20	MHz
 Low input noise voltage 	20	12	12	nV/√Hz



© 1995 National Semiconductor Corporation TL/H/5646

RRD-B30M115/Printed in U. S. A.

_F155/LF156/LF157 Series Monolithic JFET Input Operational Amplifiers

December 1994

Absolute Maximum Ratings If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/Distributors for availability and specifications. (Note 8)

(Note 8)			LF355B/6B/7B	LF355/6/7
	LF155A/6A/7A	LF155/6/7	LF355B/6B/7B LF255/6/7	LF355A/6A/7A
Supply Voltage	±22V	±22V	±22V	$\pm 18V$
Differential Input Voltage	$\pm 40V$	$\pm 40V$	$\pm 40V$	$\pm 30V$
Input Voltage Range (Note 2)	$\pm 20V$	$\pm 20V$	$\pm 20V$	$\pm16V$
Output Short Circuit Duration	Continuous	Continuous	Continuous	Continuous
T _{JMAX}				
H-Package	150°C	150°C	115°C	115°C
N-Package			100°C	100°C
M-Package			100°C	100°C
Power Dissipation at T _A = 25°C (Notes				
H-Package (Still Air)	560 mW	560 mW	400 mW	400 mW
H-Package (400 LF/Min Air Flow)	1200 mW	1200 mW	1000 mW	1000 mW
N-Package			670 mW	670 mW
M-Package			380 mW	380 mW
Thermal Resistance (Typical) $\theta_{\sf JA}$				
H-Package (Still Air)	160°C/W	160°C/W	160°C/W	160°C/W
H-Package (400 LF/Min Air Flow)	65°C/W	65°C/W	65°C/W	65°C/W
N-Package			130°C/W	130°C/W
M-Package			195°C/W	195°C/W
(Typical) $\theta_{\rm JC}$				
H-Package	23°C/W	23°C/W	23°C/W	23°C/W
Storage Temperature Range	-65°C to +150°C	-65°C to +150°C	-65°C to +150°C	-65°C to +150°C
Soldering Information (Lead Temp.) Metal Can Package				
Soldering (10 sec.)	300°C	300°C	300°C	300°C
Dual-In-Line Package				
Soldering (10 sec.)		260°C	260°C	260°C
Small Outline Package				
Vapor Phase (60 sec.)			215°C	215°C
Infrared (15 sec.)			220°C	220°C
See AN-450 "Surface Mounting Method	ds and Their Effect on P	Product Reliability" for a	other methods of solde	ring surface
mount devices.				
ESD tolerance				
(100 pF discharged through 1.5 k Ω)	1000V	1000V	1000V	1000V

DC Electrical Characteristics (Note 3) $T_A = T_j = 25^{\circ}C$

Querra have	Demonstern	0	LF1	55A/6A	/7A	LF3	55A/6A	/7A	11
Symbol	Parameter	Conditions	Min	Тур	Мах	Min	Тур	Мах	Units
V _{OS}	Input Offset Voltage	R _S =50Ω, T _A =25°C Over Temperature		1	2 2.5		1	2 2.3	mV mV
$\Delta V_{OS} / \Delta T$	Average TC of Input Offset Voltage	$R_S = 50\Omega$		3	5		3	5	μV/°C
$\Delta TC/\Delta V_{OS}$	Change in Average TC with V _{OS} Adjust	$R_S = 50\Omega$, (Note 4)		0.5			0.5		μV/°C per mV
los	Input Offset Current	T _i =25°C, (Notes 3, 5)		3	10		3	10	pА
		T _j ≤T _{HIGH}			10			1	nA
IB	Input Bias Current	T _j =25°C, (Notes 3, 5)		30	50		30	50	pА
		T _j ≤T _{HIGH}			25			5	nA
R _{IN}	Input Resistance	Tj=25℃		10 ¹²			10 ¹²		Ω
A _{VOL}	Large Signal Voltage	$V_{S} = \pm 15V, T_{A} = 25^{\circ}C$	50	200		50	200		V/mV
	Gain	$V_O = \pm 10V, R_L = 2k$ Over Temperature	25			25			V/mV
V _O	Output Voltage Swing	$V_{S} = \pm 15V, R_{L} = 10k$ $V_{S} = \pm 15V, R_{L} = 2k$	±12 ±10	±13 ±12		±12 ±10	±13 ±12		V V

	_				LF15	5A/6A/	′7A		LF355A/6A/7A				
Symbol	Parameter		Conditions	Mir	ו ו	Тур			lin	Тур	N	lax	Units
V _{CM}	Input Common-Mode Voltage Range	9	tion $V_S = \pm 15V$		1	+ 15.1 - 12		±	:11	+ 15 - 12			V V
CMRR	Common-Mode Reje Ratio	ction			,	100		8	35	100			dB
PSRR	Supply Voltage Reject Ratio	oltage Rejection (Note 6)		85		100		8	35	100			dB
AC E	lectrical Charac	cteri	stics T _A = T _j	= 25°	C, V _S =	= ±15V							
Symbol	Parameter	0	onditions	LF1	55 A /3	55A	LF1	56A/35	6A	LF1	57A/35	7A	Units
					Тур	Мах	Min		Max	Min	Тур	Max	
SR	Slew Rate		LF155A/6A; A _V = 1, LF157A; A _V = 5		5		10	12		40	50		V/μs V/μs
GBW	Gain Bandwidth Product				2.5		4	4.5		15	20		MHz
t _s	Settling Time to 0.01%	(Note	: 7)		4			1.5			1.5		μs
e _n	Equivalent Input Noise Voltage	$R_{S} = 100\Omega$ f = 100 Hz f = 1000 Hz			25 20			15 12			15 12		nV/√H: nV/√H:
i _n	Equivalent Input Noise Current	f=100 Hz f=1000 Hz			0.01			0.01			0.01		pA/√H pA/√H
CIN	Input Capacitance				3			3			3		pF
Symbol	Parameter		Conditions		LF155/6/7 Min Typ Ma		LF355B/6B				6/7 Max	Unit	
V _{OS}	Input Offset Voltage		50Ω, T _A =25°C Temperature	MIN	Ty 3	5 Ma x 5 7		3	5 6.5	MIN	3	Max 10 13	mV mV
ΔV _{OS} /ΔT	Average TC of Input Offset Voltage	R _S =	•		5			5			5		μV/°
ΔΤC/ΔV _C	Change in Average TC with V _{OS} Adjust	R _S =	50Ω, (Note 4)		0.5	;		0.5			0.5		μV/° per m
I _{OS}	Input Offset Current	$T_j = 2$ $T_j \le T$	25°C, (Notes 3, 5) HIGH)	3	20 20		3	20 1		3	50 2	pA nA
IB	Input Bias Current	$\begin{array}{ c c } T_j = 2 \\ T_j \leq T \end{array}$	25°C, (Notes 3, 5) HIGH)	30	100 50		30	100 5		30	200 8	pA nA
R _{IN}	Input Resistance	$T_j = 2$	25°C		10 ¹	2		1012			1012		Ω
A _{VOL}	Large Signal Voltage Gain	$V_0 =$	\pm 15V, T _A = 25°C \pm 10V, R _L = 2k Temperature	2 50	200		50 25	200		25 15	200		V/m
V _O	Output Voltage Swing	V _S =	$\pm 15V, R_L = 10k$ $\pm 15V, R_L = 2k$	-			±12 ±10			±12 ±10			V /////
V _{CM}	Input Common-Mode Voltage Range		±15V	±11	+ 15	5.1	±11	+ 15 1	1	+10	+ 15 -	I	V V
	Common-Mode Rejec-	-			100	b	85	100		80	100		dB
CMRR	tion Ratio												

Parameter		LF155A/155, LF255, LF355A/355B Typ Max		LF355		LF156A/156, LF256/356B		LF356	A/356		57A/157 57/357B	LF357	LF357A/357	
				с Тур	Max	Тур	Max	Тур	Max	Тур	Max	Тур	Max	7
Supply C	Current	2	4	2	4	5	7	5	10	5	7	5	10	mA
AC I		Parameter		Condi		LF15	= 25°C 5/255/ 355B	C, $V_{S} = \pm 1$ LF156/25 LF356B	6, LF1	6/256/ /356B	LF157/257 LF357B	-	7/257/ /357B	Units
							ур	Min		Гур	Min	1	Гур	
SR	Slew R	ate		LF155/6 LF157: A		:	5	7.5		12	30		50	V/μs V/μs
GBW	Gain B Produc	andwidth t					5			5			20	MHz
t _s	Settling	g Time to C	.01%	(Note 7)			4			1.5			1.5	μs
e _n	Equiva Voltage	lent Input I Ə	Voise	$R_{S} = 100\Omega$ f = 100 Hz f = 1000 Hz			25 20			15 12			15 12	nV/√H: nV/√H:
i _n	Equiva Curren	lent Input t Noise		f=100 H f=1000	-		01 01).01).01			0.01 0.01	pA/√H: pA/√H:
		apacitanc					3			3			3	pF

Notes for Electrical Characteristics

Note 1: The maximum power dissipation for these devices must be derated at elevated temperatures and is dictated by T_{jMAX} , θ_{jA} , and the ambient temperature, T_A . The maximum available power dissipation at any temperature is $P_d = (T_{jMAX} - T_A)/\theta_{jA}$ or the 25°C P_{dMAX} , whichever is less.

Note 2: Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage.

Note 3: Unless otherwise stated, these test conditions apply:

	LF155A/6A/7A LF155//6/7	LF255//6/7	LF355A/6A/7A	LF355B/6B/7B	LF355//6/7
Supply Voltage, VS	U U	$\pm 15V \le V_S \le \pm 20V$	$\pm 15V \le V_S \le \pm 18V$		0
T _A T _{HIGH}	-55°C≤T _A ≤+125°C +125°C	$\begin{array}{c} -25^{\circ}\text{C}{\leq}\text{T}_{\text{A}}{\leq}+85^{\circ}\text{C}\\ +85^{\circ}\text{C}\end{array}$	0°C≤T _A ≤+70°C +70°C	$0^{\circ}C \leq T_{A} \leq +70^{\circ}C +70^{\circ}C$	0°C≤1 _A ≤+70°C +70°C

and $V_{OS},\,I_B$ and I_{OS} are measured at $V_{CM}\!=\!0.$

Note 4: The Temperature Coefficient of the adjusted input offset voltage changes only a small amount (0.5µV/°C typically) for each mV of adjustment from its original unadjusted value. Common-mode rejection and open loop voltage gain are also unaffected by offset adjustment.


Note 5: The input bias currents are junction leakage currents which approximately double for every 10°C increase in the junction temperature, T_J. Due to limited production test time, the input bias currents measured are correlated to junction temperature. In normal operation the junction temperature rises above the ambient temperature as a result of internal power dissipation, Pd. T_j = T_A + θ_{jA} Pd where θ_{jA} is the thermal resistance from junction to ambient. Use of a heat sink is recommended if input bias current is to be kept to a minimum.


Note 6: Supply Voltage Rejection is measured for both supply magnitudes increasing or decreasing simultaneously, in accordance with common practice.


Note 7: Settling time is defined here, for a unity gain inverter connection using $2 k\Omega$ resistors for the LF155/6. It is the time required for the error voltage (the voltage at the inverting input pin on the amplifier) to settle to within 0.01% of its final value from the time a 10V step input is applied to the inverter. For the LF157, $A_V = -5$, the feedback resistor from output to input is $2 k\Omega$ and the output step is 10V (See Settling Time Test Circuit).

Note 8: Refer to RETS155AX for LF155A, RETS155X for LF155, RETS156AX for LF156A, RETS156X for LF156, RETS157A for LF157A and RETS157X for LF157 military specifications.


Note 9: Max. Power Dissipation is defined by the package characteristics. Operating the part near the Max. Power Dissipation may cause the part to operate outside guaranteed limits.











Application Hints

The LF155/6/7 series are op amps with JFET input devices. These JFETs have large reverse breakdown voltages from gate to source and drain eliminating the need for clamps across the inputs. Therefore large differential input voltages can easily be accomodated without a large increase in input current. The maximum differential input voltage is independent of the supply voltages. However, neither of the input voltages should be allowed to exceed the negative supply as this will cause large currents to flow which can result in a destroyed unit.

Exceeding the negative common-mode limit on either input will force the output to a high state, potentially causing a reversal of phase to the output. Exceeding the negative common-mode limit on both inputs will force the amplifier output to a high state. In neither case does a latch occur since raising the input back within the common-mode range again puts the input stage and thus the amplifier in a normal operating mode.

Exceeding the positive common-mode limit on a single input will not change the phase of the output however, if both inputs exceed the limit, the output of the amplifier will be forced to a high state.

These amplifiers will operate with the common-mode input voltage equal to the positive supply. In fact, the commonmode voltage can exceed the positive supply by approximately 100 mV independent of supply voltage and over the full operating temperature range. The positive supply can therefore be used as a reference on an input as, for example, in a supply current monitor and/or limiter.

Precautions should be taken to ensure that the power supply for the integrated circuit never becomes reversed in polarity or that the unit is not inadvertently installed backwards in a socket as an unlimited current surge through the resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.

All of the bias currents in these amplifiers are set by FET current sources. The drain currents for the amplifiers are therefore essentially independent of supply voltage.


As with most amplifiers, care should be taken with lead dress, component placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize "pickup" and maximize the frequency of the feedback pole by minimizing the capacitance from the input to ground.


A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input of the device (usually the inverting input) to ac ground set the frequency of the pole. In many instances the frequency of this pole is much greater than the expected 3 dB frequency of the closed loop gain and consequently there is negligible effect on stability margin. However, if the feedback pole is less than approximately six times the expected 3 dB frequency a lead capacitor should be placed from the output to the input of the op amp. The value of the added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole time constant.


Typical Circuit Connections V_{OS} Adjustment **Driving Capacitive Loads** LF157. A Large Power BW Amplifier LF355/6/ · VOS is adjusted with a 25k potenti-TL/H/5646-15 *LF155/6 R=5k omete power bandwidth is: 500 kHz. • The potentiometer wiper is con-LF157 R=1.25k nected to V Due to a unique output stage design, these am-plifiers have the ability to drive large capacitive · For potentiometers with temperature coefficient of 100 ppm/°C or loads and still maintain stability. $C_{L(MAX)}\,\simeq\,0.01$ less the additional drift with adjust μF. is $\approx 0.5 \ \mu V/^{\circ}C/mV$ of adjustment • Typical overall drift: 5 μ V/°C ± (0.5 μ V/°C/mV of adj.) Overshoot $\leq 20\%$ Settling time (t_c) $\approx 5 \,\mu s$


For distortion \leq 1% and a 20 Vp-p V_{OUT} swing,


9




















to the user.

۲ 1 2 3 4 0.040 TYP-> 0.030 (0.762) MAX (1.016) 0.039 $\frac{0.145 - 0.200}{(3.683 - 5.080)}$ (0.991) 20 $\frac{0.130 \pm 0.005}{(3.302 \pm 0.127)}$ 0.125-0.140 (3.175-3.556) 0.065 <u>0.125</u> 0.020 (1.651) 90°±4° (0.508) MIN (3.175) DIA NOM TYP 0.018 ± 0.003 $\overline{(0.457 \pm 0.076)}$ $\frac{0.100 \pm 0.010}{(2.540 \pm 0.254)}$ $\frac{0.045\pm0.015}{(1.143\pm0.381)}$ 0.060 (1.524) 0.050 (1 270) Molded Dual-In-Line Package (N) Order Number LF355N, LF356N, LF357N, LF355BN, LF356BN, LF357BN NS Package Number N08E NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or 2. A critical component is any component of a life systems which, (a) are intended for surgical implant support device or system whose failure to perform can into the body, or (b) support or sustain life, and whose be reasonably expected to cause the failure of the life failure to perform, when properly used in accordance support device or system, or to affect its safety or with instructions for use provided in the labeling, can effectiveness. be reasonably expected to result in a significant injury

 $\frac{0.373 - 0.400}{(9.474 - 10.16)}$

8

+

 $\frac{0.092}{(2.337)}$ DIA

OPTION 1

0.090 7 6 5

 $\underline{0.250\pm0.005}$

 (6.35 ± 0.127)

8 7

OPTION 2

N08E (REV F)

 0.032 ± 0.005

 (0.813 ± 0.127) RAD

PIN NO. 1 IDENT

National Semiconductor Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018	National Semiconductor Europe Fax: (+49) 0.180-530 85 86 Email: cnjwge@tevm2.nsc.com Deutsch Tei: (+49) 0.180-530 85 85 English Tei: (+49) 0.180-532 78 32 Français Tei: (+49) 0.180-532 93 58 Italiano Tei: (+49) 0.180-532 18 68	National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tei: (852) 2737-1600 Fax: (852) 2736-9960	National Semiconductor Japan Ltd. Tei: 81-043-299-2309 Fax: 81-043-299-2408
---	--	--	--

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications

This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.

National Semiconductor was acquired by Texas Instruments.

http://www.ti.com/corp/docs/investor_relations/pr_09_23_2011_national_semiconductor.html

This file is the datasheet for the following electronic components:

- LF156 http://www.ti.com/product/lf156?HQS=TI-null-null-dscatalog-df-pf-null-wwe
- LF157 http://www.ti.com/product/lf157?HQS=TI-null-null-dscatalog-df-pf-null-wwe
- LF155 http://www.ti.com/product/lf155?HQS=TI-null-null-dscatalog-df-pf-null-wwe